KR970055381A - D type flip-flop circuit - Google Patents
D type flip-flop circuit Download PDFInfo
- Publication number
- KR970055381A KR970055381A KR1019950065854A KR19950065854A KR970055381A KR 970055381 A KR970055381 A KR 970055381A KR 1019950065854 A KR1019950065854 A KR 1019950065854A KR 19950065854 A KR19950065854 A KR 19950065854A KR 970055381 A KR970055381 A KR 970055381A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- gate
- type flip
- logic circuit
- clock
- Prior art date
Links
Landscapes
- Dc Digital Transmission (AREA)
Abstract
본 발명은 D 타입 플립플롭 회로에 관한 것으로, 종래와 다른 회로 구성으로 플립플롭의 기능을 수행하도록 하는 D 타입 플립플롭 회로에 관한 것이다.The present invention relates to a D-type flip-flop circuit, and to a D-type flip-flop circuit to perform the function of the flip-flop in a circuit configuration different from the conventional.
종래의 D 타입 플립플롭 회로는 각 게이트간을 접속하기 위한 라인의 결선이 복잡하여 회로 집적도가 저하되는 문제점이 있다.Conventional D-type flip-flop circuits have a problem in that circuit integration is reduced due to complicated wiring of lines for connecting the gates.
본 발명은 앤드게이트와 배타적 논리합 게이트로 회로를 구성하여 D 타입 플립플롭의 기능을 수행함으로써 각 게이트간의 라인 결선을 단순화 시킬 수 있어 회로 집적도를 향상시키게 된다.According to the present invention, a circuit is formed of an AND gate and an exclusive OR gate to perform a D-type flip-flop function, thereby simplifying line connection between gates, thereby improving circuit integration.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 따른 D 타입 플립플롭 회로의 구성도.2 is a block diagram of a D-type flip-flop circuit according to the present invention.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065854A KR970055381A (en) | 1995-12-29 | 1995-12-29 | D type flip-flop circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950065854A KR970055381A (en) | 1995-12-29 | 1995-12-29 | D type flip-flop circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970055381A true KR970055381A (en) | 1997-07-31 |
Family
ID=66624227
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950065854A KR970055381A (en) | 1995-12-29 | 1995-12-29 | D type flip-flop circuit |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970055381A (en) |
-
1995
- 1995-12-29 KR KR1019950065854A patent/KR970055381A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900005264A (en) | Clock Signal Switching Circuit and Its Switching Method | |
US4439835A (en) | Apparatus for and method of generation of ripple carry signals in conjunction with logical adding circuitry | |
KR970076814A (en) | Pulse generation circuit with address transition detection circuit | |
KR890013769A (en) | Medium Potential Generation Circuit | |
KR880014563A (en) | Asynchronous Edge-Triggered RS Flip-Flop Circuits | |
KR970055381A (en) | D type flip-flop circuit | |
JPH04306013A (en) | Latch circuit device | |
KR940017195A (en) | Binary increment circuit | |
KR900003725A (en) | Input Circuits Performing Test Mode Functions | |
KR970019079A (en) | Clock Buffer Circuit | |
KR900019514A (en) | Video signal processing device | |
KR100230399B1 (en) | Adder using input data characterization | |
KR970004648A (en) | Clock signal selection output circuit | |
KR930008084Y1 (en) | Address transition detecting circuit | |
KR970002686A (en) | Data bus control circuit | |
KR960019990A (en) | Low Noise High Speed Output Buffer | |
KR970022730A (en) | High speed addition circuit | |
KR970016938A (en) | 2, maintenance equipment | |
KR970055542A (en) | AND gate circuit | |
KR970051304A (en) | Data input / output circuit of semiconductor memory device | |
KR970055445A (en) | Noise Canceling Input Circuit | |
KR890012450A (en) | Logic circuit | |
KR970072696A (en) | The data output buffer circuit of the mask ROM | |
KR970055527A (en) | Output buffer circuit | |
KR890017612A (en) | Program counter of programmable logic controller |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |