KR970050839A - Digital V. C. Egg's Equalizer - Google Patents
Digital V. C. Egg's Equalizer Download PDFInfo
- Publication number
- KR970050839A KR970050839A KR1019950064264A KR19950064264A KR970050839A KR 970050839 A KR970050839 A KR 970050839A KR 1019950064264 A KR1019950064264 A KR 1019950064264A KR 19950064264 A KR19950064264 A KR 19950064264A KR 970050839 A KR970050839 A KR 970050839A
- Authority
- KR
- South Korea
- Prior art keywords
- unit
- signal
- output
- multiplier
- outputting
- Prior art date
Links
Landscapes
- Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)
- Picture Signal Circuits (AREA)
Abstract
본 발명은 디지탈 브이.씨.알의 등화기에 관한 것으로, 재생되어 입력되는 비디오 신호를 각각 단위 지연(unit delay)시켜 출력하는 4개의 단위 지연기(201,202,203,204)로 구성되는 제1지연부(200)와, 입력되는 재생 비디오 신호(k(k)) 및 각각의 단위 지연기(201,202,203,204)로부터 출력하는 지연된 비디오 신호(k(k-1),k(k-2),k(k-3),k(k-4))를 소정의 필터 계수(ω1,ω2,ω3,ω4,ω5)와 각각 곱하여 출력하는 5개의 승산기(211,212,213,214,215)로 구성되는 승산부(210)와, 승산부(210)의 출력신호를 합산하는 연산부(220)와, 연산부(220)의 출력 신호를 3레벨의 사전 결정된 소정 값들 중 하나의 값으로 판별하여 출력하는 1레벨 판별부(230)와, 연산부(220)의 출력신호와 제1레벨 판별부(230)의 출력 신호를 비교 연산하여 그 에러 신호를 검출하여 출력하는 비교부(240)와, 비교부(240)로부터 제공되는 에러신호를 사전 결정된 3레벨의 값들 중 하나의 값으로 판별하여 출력하는 제2레벨 판별부(250)와, 제2레벨 판별부(250)의 출력신호, 승산부(210)로부터 제공되는 각각의 필터 계수(ω1,ω2,ω3,ω4,ω5), 입력되는 비디오신호k(k) 및 지연부(200)의 각각의 출력신호(k(k-1),k(k-2),k(k-3),k(k-4))를 연산하여 각각의 필터 계수(ω1,ω2,ω3,ω4,ω5)를 갱신하여 승산부(210)로 제공하는 계수 갱신부(80)를 포함하고 구성되어, 보다 간단한 연산으로 필터계수를 갱신할 수 있는 효과가 있다.The present invention relates to an equalizer of a digital V.C.R, wherein the first delay unit 200 includes four unit delayers 201, 202, 203, and 204 for unit delaying and outputting a video signal to be reproduced and input. And the delayed video signals k (k-1), k (k-2), k (k-3), which are output from the inputted reproduction video signal k (k) and the unit delays 201, 202, 203 and 204, respectively. multiplier 210 composed of five multipliers 211, 212, 213, 214, and 215 for multiplying k (k-4) by predetermined filter coefficients ω1, ω2, ω3, ω4, ω5 and outputting the multiplier 210; An operation unit 220 for summing output signals, a first level determination unit 230 for discriminating and outputting the output signal of the operation unit 220 as one of predetermined values of three levels, and an output of the operation unit 220. A comparison unit 240 that compares the signal with the output signal of the first level determination unit 230, detects and outputs the error signal, and is provided from the comparison unit 240. Each of the second level determination unit 250 and the output signal of the second level determination unit 250 and the multiplication unit 210 which determine and output the LR signal as one of three predetermined levels of values are output. Filter coefficients ω1, ω2, ω3, ω4, ω5, the input video signal k (k) and the respective output signals k (k-1), k (k-2), k ( k-3), and k (k-4)) to calculate the coefficients of the filter (ω1, ω2, ω3, ω4, ω5) and the coefficient updater 80 for providing the multiplier 210, In this case, the filter coefficient can be updated by a simpler operation.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제2도는 본 발명의 바람직한 실시예에 따른 디지탈 브이.씨.알의 등화기를 나타낸 블럭도.2 is a block diagram showing an equalizer of a digital V. C. egg according to a preferred embodiment of the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950064264A KR970050839A (en) | 1995-12-29 | 1995-12-29 | Digital V. C. Egg's Equalizer |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950064264A KR970050839A (en) | 1995-12-29 | 1995-12-29 | Digital V. C. Egg's Equalizer |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970050839A true KR970050839A (en) | 1997-07-29 |
Family
ID=66622365
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950064264A KR970050839A (en) | 1995-12-29 | 1995-12-29 | Digital V. C. Egg's Equalizer |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970050839A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100282388B1 (en) * | 1998-01-12 | 2001-02-15 | 구자홍 | apparatus for adaptive equalizer |
-
1995
- 1995-12-29 KR KR1019950064264A patent/KR970050839A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100282388B1 (en) * | 1998-01-12 | 2001-02-15 | 구자홍 | apparatus for adaptive equalizer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5504633A (en) | Apparatus, having a variable equalizer, for reproducing a digital signal from a record carrier | |
KR920013384A (en) | Viterbi decoding system with variable order equalizer | |
US4590524A (en) | Multitrack PCM reproducing apparatus | |
JP2001189053A (en) | Device and method for enhancing reproducing performance by adjusting filter coefficient of equalizer | |
JPH06203476A (en) | Input device including variable equalizer means to which digital signal is input from transmission medium | |
EP0840318A3 (en) | Waveform equalizer | |
US5917794A (en) | Information detecting device having circuit capable of providing optimum AGC operation | |
US5805637A (en) | Automatic equalizer and digital signal reproducing apparatus carrying the same | |
KR970050839A (en) | Digital V. C. Egg's Equalizer | |
KR970050838A (en) | Digital V. C. Egg's Equalizer | |
JP3955153B2 (en) | Signal detection method and apparatus for data processing apparatus | |
KR970050837A (en) | Digital V. C. Egg's Equalizer | |
KR0136716B1 (en) | Signal equalizer | |
KR970050842A (en) | Digital V. C. Egg's Equalizer | |
JPH0522798A (en) | Phase correcting device | |
KR970050146A (en) | Digital V. C. Egg's Equalizer | |
JPH05167569A (en) | Digital data detector | |
KR100207377B1 (en) | Channel equalizer for a digital video cassette recorder | |
JPH0693597B2 (en) | Automatic equalizer | |
JPH0331279B2 (en) | ||
KR100247974B1 (en) | Apparatus and method of error detecting for symbol timing in magnetic channel | |
JPH0750808A (en) | Video signal processing circuit | |
KR960036341A (en) | Digital demodulator | |
JPH06124405A (en) | Equalizing apparatus | |
JPH04126402A (en) | Waveform equalizing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |