KR970026121U - 주파수 합성기 - Google Patents

주파수 합성기

Info

Publication number
KR970026121U
KR970026121U KR2019950034125U KR19950034125U KR970026121U KR 970026121 U KR970026121 U KR 970026121U KR 2019950034125 U KR2019950034125 U KR 2019950034125U KR 19950034125 U KR19950034125 U KR 19950034125U KR 970026121 U KR970026121 U KR 970026121U
Authority
KR
South Korea
Prior art keywords
frequency synthesizer
synthesizer
frequency
Prior art date
Application number
KR2019950034125U
Other languages
English (en)
Other versions
KR200155562Y1 (ko
Inventor
고원석
Original Assignee
엘지정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지정보통신주식회사 filed Critical 엘지정보통신주식회사
Priority to KR2019950034125U priority Critical patent/KR200155562Y1/ko
Publication of KR970026121U publication Critical patent/KR970026121U/ko
Application granted granted Critical
Publication of KR200155562Y1 publication Critical patent/KR200155562Y1/ko

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/187—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using means for coarse tuning the voltage controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
    • H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
    • H03L7/183—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number
    • H03L7/185—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between fixed numbers or the frequency divider dividing by a fixed number using a mixer in the loop
KR2019950034125U 1995-11-17 1995-11-17 주파수 합성기 KR200155562Y1 (ko)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019950034125U KR200155562Y1 (ko) 1995-11-17 1995-11-17 주파수 합성기

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019950034125U KR200155562Y1 (ko) 1995-11-17 1995-11-17 주파수 합성기

Publications (2)

Publication Number Publication Date
KR970026121U true KR970026121U (ko) 1997-06-20
KR200155562Y1 KR200155562Y1 (ko) 1999-09-01

Family

ID=19429335

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019950034125U KR200155562Y1 (ko) 1995-11-17 1995-11-17 주파수 합성기

Country Status (1)

Country Link
KR (1) KR200155562Y1 (ko)

Also Published As

Publication number Publication date
KR200155562Y1 (ko) 1999-09-01

Similar Documents

Publication Publication Date Title
DE69635573D1 (de) Frequenzsynthetisierer
FI954354A0 (fi) Taajuussyntetisaattori
DE69315614D1 (de) Frequenzsynthesierer
DE69533913D1 (de) Frequenzsynthesizer
DE69605279D1 (de) Doppelfrequenz-gps
FR2709624B1 (fr) Synthétiseur de fréquence.
DE69826835D1 (de) Frequenzsynthetisierer
DE69612041D1 (de) Hochfrequenzschalter
GB9616062D0 (en) Frequency synthesizer
DE69616022D1 (de) Frequenzsynthetisierer
DE69314519D1 (de) Frequenzsynthetisierer
DE69500892D1 (de) PLL-Synthetisierer
NO931407D0 (no) Frekvenssyntetisator
NO974100D0 (no) Talesyntese
DE69600347D1 (de) Frequenzsynthetisierer
DE69501752D1 (de) PLL-Frequenzsynthetisierer
FI973248A (fi) Askelohjattu taajuussyntetisaattori
DE69815591D1 (de) Frequenzsynthetisierer
DE69730175D1 (de) PLL-Frequenzsynthetisierer
DE69316857D1 (de) Frequenzsynthetisierer
DE69620579D1 (de) Abstimmschaltung
DE59609618D1 (de) Oszillator
FI98330B (fi) UHF-syntesoija
DE69829270D1 (de) Frequenzsynthetisierer
DE69430552D1 (de) Frequenzsynthesizer

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20090529

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee