KR970019375A - Accuracy improvement circuit of digital filter - Google Patents

Accuracy improvement circuit of digital filter Download PDF

Info

Publication number
KR970019375A
KR970019375A KR1019950030237A KR19950030237A KR970019375A KR 970019375 A KR970019375 A KR 970019375A KR 1019950030237 A KR1019950030237 A KR 1019950030237A KR 19950030237 A KR19950030237 A KR 19950030237A KR 970019375 A KR970019375 A KR 970019375A
Authority
KR
South Korea
Prior art keywords
digital filter
output
filter
coefficient
digital
Prior art date
Application number
KR1019950030237A
Other languages
Korean (ko)
Other versions
KR0152807B1 (en
Inventor
남호준
Original Assignee
구자홍
엘지전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 구자홍, 엘지전자 주식회사 filed Critical 구자홍
Priority to KR1019950030237A priority Critical patent/KR0152807B1/en
Publication of KR970019375A publication Critical patent/KR970019375A/en
Application granted granted Critical
Publication of KR0152807B1 publication Critical patent/KR0152807B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo
    • H04N5/211Ghost signal cancellation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H2017/0072Theoretical filter design
    • H03H2017/0081Theoretical filter design of FIR filters
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03HIMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00Networks using digital techniques
    • H03H2017/0072Theoretical filter design
    • H03H2017/009Theoretical filter design of IIR filters

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)

Abstract

본 발명은 영상처리 시스템에 있어서 고스트 제어회로, 회로의 주파수나 위상의곡현상을 저감하는 균등화등에 필요한 디지털 필터링 기술에 관한 것으로 일반적인 디지털 필터는 디지털 필터링을 통한 균등화 노이즈를 가능한 한 줄이고 원래의 영상을 그대로 유지하기 위해 디지털 필터의 정밀도를 개선하는데 부응할 수 없도록 되어 있었는바, 본 발명은 이를 해결하기 위하여 데이터의 처리 비트를 추가하고, 그 추가된 비트를 처리해 줄 수 있는 디지털 필터의 정밀도 개선회로를 제공하고, 확장데이타를 처리하는데 소요되는 지연시간을 보상하기 위하여 탭을 소정치만큼 분할하고, 그 분할 된 탭에 계수"0"을 곱하거나 지연기를 추가시켜 구성하였다.BACKGROUND OF THE INVENTION 1. Field of the Invention [0001] The present invention relates to a digital filtering technique required for ghost control circuits, equalization to reduce the frequency or phase distortion of circuits, and a general digital filter reduces the equalization noise through digital filtering as much as possible. In order to solve this problem, the present invention cannot be used to improve the precision of the digital filter. To solve this problem, the present invention provides a digital filter precision improvement circuit capable of adding data processing bits and processing the added bits. In order to compensate the delay time required for processing the extended data, the tap is divided by a predetermined value, and the divided tap is multiplied by a coefficient "0" or a delay is added.

Description

디지털 필터의 정밀도 개선회로Accuracy improvement circuit of digital filter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명 디지털 필터의 정밀도 개선회로에 대한 블록도,3 is a block diagram of an accuracy improvement circuit of the digital filter of the present invention;

제4도는 본 발명 디지털 필터의 정밀도 개선회로에 대한 다른 실시 예시도.4 is another exemplary embodiment of the precision improving circuit of the present invention.

Claims (3)

입력데이타(DATAin)중 기본 데이터를 공급받아 계수와 곱한 후 디지탈 필터(36)로부터 궤환되는 직렬입력에 더하는 에프아이알필터용 디지탈 필터(31)와, 상기 입력데이타(DATAin) 중 확장 데이터를 공급받아 계수와 곱한 후 접지입력과 더하는 에프아이알필터용 디지탈 필터(32)와, 궤환입력되는 출력(OUTPUT)에 계수를 곱하고 이를 상기 디지탈 필터(31)의 출력과 더하는 아이아이알필터용 디지탈 필터(33)와, 상기 궤환입력되는 출력(OUTPUT)에 계수를 곱하고 이를 상기 디지탈 필터(32)의 출력과 더하는 아이아이알필터용 디지탈 필터(34)와, 상기 디지탈 필터(33)의 출력에 계수를 곱하고 이를 그 디지탈 필터(33)의 출력과 더하여 최종 출력(OUTPUT)으로 내보내는 아이아이알필터용 디지탈 필터(35)와, 상기 디지탈 필터(34)의 출력에 계수를 곱하고 이를 그 디지탈 필터(34)의 출력과 더하는 아이아이알 필터용 디지탈 필터(36)로 구성한 것을 특징으로 하는 디지탈 필터의 정밀도 개선회로.Receives the basic data of the input data (DATAin) and multiplies the coefficient, and then receives the digital filter 31 for F-IA filter to add to the serial input fed back from the digital filter 36, and the extended data of the input data (DATAin) receives Digital filter 32 for F-IA filter to multiply with a ground input and add the ground input, and digital filter 33 for I-ID filter to multiply the coefficient by the output to the feedback input OUTPUT and add it to the output of the digital filter 31. And a digital filter 34 for an eye filter, which multiplies a coefficient by an output of the feedback input output and adds the coefficient to an output of the digital filter 32, and multiplies a coefficient by an output of the digital filter 33, and In addition to the output of the digital filter 33, the digital filter 35 for the eye filter, which is output to the final output (OUTPUT), and the output of the digital filter 34 is multiplied by a coefficient and the digital filter 34 A digital filter precision improvement circuit comprising a digital filter (36) for an eye filter, which is added to the output of the i) filter. 제1항에 있어서 확장 데이터를 처리하는 데 소요되는 지연시간을 보상하기 위하여 상기 각각의 디지탈 필터(31),(32),(33),(36)의 탭을 소정치만큼 분할하고, 그 분할된 탭에 계수"0"을 곱하는 것을 특징으로 하는 디지탈 필터의 정밀도 개선회로.The tap of each of the digital filters 31, 32, 33, and 36 is divided by a predetermined value to compensate for the delay time required for processing the extended data. And a coefficient "0" multiplied by the tapped tap. 제1항에 있어서 확장 데이터를 처리하는 데 소요되는 지연시간을 보상하기 위하여 상기 각각의 디지탈 필터(31),(33)의 전단에 지연기(31C),(33C)를 추가하여 구성한 것을 특징으로 하는 디지탈 필터의 정밀도 개선회로.The method of claim 1, wherein delayers 31C and 33C are added to the front ends of the digital filters 31 and 33 to compensate for the delay time required for processing the extended data. Accuracy improvement circuit of digital filter ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950030237A 1995-09-15 1995-09-15 Precision improvement circuit of digital filter KR0152807B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950030237A KR0152807B1 (en) 1995-09-15 1995-09-15 Precision improvement circuit of digital filter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950030237A KR0152807B1 (en) 1995-09-15 1995-09-15 Precision improvement circuit of digital filter

Publications (2)

Publication Number Publication Date
KR970019375A true KR970019375A (en) 1997-04-30
KR0152807B1 KR0152807B1 (en) 1998-10-15

Family

ID=19426947

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950030237A KR0152807B1 (en) 1995-09-15 1995-09-15 Precision improvement circuit of digital filter

Country Status (1)

Country Link
KR (1) KR0152807B1 (en)

Also Published As

Publication number Publication date
KR0152807B1 (en) 1998-10-15

Similar Documents

Publication Publication Date Title
JP2953132B2 (en) Data receiver equalizer
US20060083297A1 (en) Filters for communication systems
US20020049798A1 (en) Adder-saving implementation of digital interpolation/decimation fir filter
US5894428A (en) Recursive digital filter
KR950702758A (en) A Method and Apparatus for Mitigating Distortion Effects in the Determination of Signal Usability
KR930003753A (en) Coefficient Update Method of Complex Adaptive Equalizer and Its Apparatus
KR100404012B1 (en) Adaptive non-linear echo compensator
KR940004946A (en) Multiresolution Linear Distortion Compensation Method and Apparatus
TW200705806A (en) Signal processing circuit and signal processing method, voice signal processing circuit and voice signal processing method, imaging apparatus and voice signal processing method of imaging apparatus, recording device and recording method, and reproducing
KR960002292A (en) Digital filter circuit and signal processing method
KR970019375A (en) Accuracy improvement circuit of digital filter
IE55857B1 (en) A method to compensate for the truncation error in a sampled signal and a device for carrying out the method
CN100542024C (en) Digital signal processing appts and method
US4764967A (en) Tone control system for sampled data signals
KR920003773A (en) Waveform equalization filter device
US8645444B2 (en) IIR filter for reducing the complexity of multiplying elements
JPH05327409A (en) Rate conversion method and its conversion circuit
EP0782261A3 (en) Update block for an adaptive equalizer filter configuration
US8645442B2 (en) Method and apparatus for a finite impulse response filter
KR950026253A (en) Equalizer with optional use of equalization algorithms
KR100252339B1 (en) The convergence constance conversion circuit in the least men square equalizer
JP3141523B2 (en) Finite impulse response filter device
KR100667301B1 (en) Adaptive filter for adjusting and using generated filtering coefficients and filtering method thereof
KR0133403B1 (en) An 1-dimension fir filter having symmetric coefficients
US8351496B2 (en) Apparatus for filtering signals

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050331

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee