KR950026253A - Equalizer with optional use of equalization algorithms - Google Patents

Equalizer with optional use of equalization algorithms Download PDF

Info

Publication number
KR950026253A
KR950026253A KR1019940003300A KR19940003300A KR950026253A KR 950026253 A KR950026253 A KR 950026253A KR 1019940003300 A KR1019940003300 A KR 1019940003300A KR 19940003300 A KR19940003300 A KR 19940003300A KR 950026253 A KR950026253 A KR 950026253A
Authority
KR
South Korea
Prior art keywords
error
outputting
channel
signal
selection signal
Prior art date
Application number
KR1019940003300A
Other languages
Korean (ko)
Other versions
KR960012496B1 (en
Inventor
김영상
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940003300A priority Critical patent/KR960012496B1/en
Publication of KR950026253A publication Critical patent/KR950026253A/en
Application granted granted Critical
Publication of KR960012496B1 publication Critical patent/KR960012496B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L25/03012Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H04L25/03038Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure
    • H04L25/0305Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception with a non-recursive structure using blind adaptation
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733Controllable logic circuits
    • H03K19/1737Controllable logic circuits using multiplexers
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03592Adaptation methods
    • H04L2025/03598Algorithms
    • H04L2025/03611Iterative algorithms
    • H04L2025/03636Algorithms using least mean square [LMS]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03006Arrangements for removing intersymbol interference
    • H04L2025/03592Adaptation methods
    • H04L2025/03598Algorithms
    • H04L2025/03681Control of adaptation
    • H04L2025/03687Control of adaptation of step size
    • H04L2025/03694Stop and go

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

본 발명에 따른 씨엠에이(CMA : Constant Modulous Algorithm)에 의해 수신된 왜곡신호와 원신호간의 차인 채널에러의 크기성분및 위상성분을 검출하는 씨엠에이 에러 계산부(12)와, 엘엠에스(LMS : Least Measn Square) 알고리즘에 의해 수신된 왜곡신호와 원신호간의 차인 채널에러의 크기성분및 위상성분을 검출하는 결정 의거 에러 계산부(14)를 갖는 블라인드 등화부(100)와 ; 스톱-엔-고우(Stop-And-Go) 알고리즘에 의해 작동되는 스톱-엔-고우 알고리즘부(200)와 ; 채널 에러값을 입력받아 갱신된 필터계수를 출력하는 필터계수 생성부(300)와 ; 신호발생부를 갖는, 채널특성 변화에도 효과적으로 채널등화를 수행할 수 있는 등화기는 상기 스톱-엔-고우 알고리즘부(200)가 상기 씨엠에이 에러 계산부(12)로부터의 채널에러의 크기성분과 상기 결정의거 에러 계산부(14)로부터의 채널 에러의 크기 성분을 입력받고, 상기 두 입력신호의 부호가 같을때는 제1선택신호를 출력하는 반면 상기 두 입력신호의 부호가 다를때는 제2선택신호를 출력하는 제1논리수단(20)과 ; 상기 씨엠에이 에러 계산부(12)로 부터의 채널 에러의 위상성분과 상기 결정의거 에러 계산부(14)로 부터의 채널 에러의 위상성분을 입력받고, 상기 두입력신호의 부호가 같을때는 제1선택신호를 출력하는 반면 상기 두입력 신호의 부호가 다를때는 제2선택신호를 출력하는 제2논리수단(24)과 ; 상기 결정의거 에러 계산부(14)로 부터의을 입력받으며, 다른 입력단자는 접지(GND) 상태에 연결되어 있어서, 상기 제1논리수단(20)로 부터 제공되는 제1 및 제2선택신호에 따라서 선택적으로또는 접지상태를 출력하는 제2멀티플렉서(22)와 ; 상기 결정의거 에러 계산부(14)로 부터의을 입력받으며, 다른 입력단자는 접지상태에 연결되어 있어서, 상기 제2논리수단(24)로부터 제공되는 제1 및 제2선택 신호에 따라서 선택적으로또는 접지상태를 출력하는 제3멀티플레서 (26)를 포함한다. 따라서, CMA와 LMS 뿐만 아니라 스톱-엔-고우(Stop-And-Go)알고리즘을 선택적으로 사용하여 채널 특성 변화에도 효과적으로 채널등화를 수행할 수 있다.Magnitude component of the channel error which is the difference between the distortion signal and the original signal received by the CMA according to the present invention (CMA: Constant Modulous Algorithm) And phase components The magnitude error of the channel error which is the difference between the distortion signal and the original signal received by the CM error calculation unit 12 and the LMS (Last Measn Square) algorithm. And phase components A blind equalizer (100) having a decision based error calculator (14) for detecting the error; A stop-and-go algorithm unit 200 operated by a stop-and-go algorithm; A filter coefficient generator 300 for receiving a channel error value and outputting an updated filter coefficient; The equalizer having a signal generator, which can effectively perform channel equalization even with a change in channel characteristics, has the stop-and-go algorithm unit 200 having the magnitude component of the channel error from the MS error calculator 12. And the magnitude component of the channel error from the determination error calculation unit 14 A first logic means (20) for receiving an input, outputting a first selection signal when the two input signals have the same sign, and outputting a second selection signal when the two input signals have different signs; Phase component of the channel error from the CM error calculator 12 And the phase component of the channel error from the determination error calculation unit 14 Second logic means (24) for receiving a signal and outputting a first selection signal when the two input signals have the same sign, and outputting a second selection signal when the two input signals have different signs; From the determination error calculation unit 14 And the other input terminal is connected to the ground (GND) state, and selectively according to the first and second selection signals provided from the first logic means 20. Or a second multiplexer 22 for outputting a grounded state; From the determination error calculation unit 14 And the other input terminal is connected to the ground state, and selectively according to the first and second selection signals provided from the second logic means 24. Or a third multiplexer 26 for outputting a grounded state. Accordingly, channel equalization can be effectively performed on channel characteristic change by selectively using stop-and-go algorithms as well as CMA and LMS.

Description

등화 알고리즘을 선택적으로 사용할 수 있는 등화기Equalizer with optional use of equalization algorithms

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

도면은 등화 알고리즘을 선택적으로 사용할 수 있는 본 발명에 따른 등화기를 도시한 블럭도.Is a block diagram illustrating an equalizer in accordance with the present invention which may optionally use an equalization algorithm.

Claims (7)

씨엠에이(CMA : Constant Modulous Algorithm)에 의해 수신된 왜곡신호와 원신호간의 차인 채널에러의 크기성분 eQ(n) 및 위상성분 eI(n)을 검출하는 씨엠에이 에러 계산부(12)와, 엘엠에스(LMS : Least Measn Square) 알고리즘에 의해 수신된 왜곡신호와 원신호간의 차인 채널에러의 크기성분eQ(n) 및 위상성분 eI(n)을 검출하는 결정 의거 에러 계산부(14)를 갖는 블라인드 등화부(100)와 ; 스톱-엔-고우(Stop-And-Go) 알고리즘에 의해 작동되는 스톱-엔-고우 알고리즘부(200)와 ; 채널 에러값을 입력받아 갱신된 필터계수를 출력하는 필터계수 생성부(300)와 ; 신호발생부를 갖는, 채널특성 변화에도 효과적으로 채널등화를 수행할 수 있는 등화기는 상기 스톱-엔-고우 알고리즘부(200)가 상기 씨엠에이 에러 계산부(12)로부터의 채널에러의 크기성분 eQ(n)과 상기 결정의거 에러 계산부(14)로부터의 채널 에러의 크기 성분 eQ(n)을 입력받고, 상기 두 입력신호의 부호가 같을때는 제1선택신호를 출력하는 반면 상기 두 입력신호의 부호가 다를때는 제2선택신호를 출력하는 제1논리수단(20)과 ; 상기 씨엠에이 에러 계산부(12)로 부터의 채널 에러의 크기성분 eI(n)과 상기 결정의거 에러 계산부(14)로 부터의 채널 에러의 크기성분 eI(n)을 입력받고, 상기 두입력신호의 부호가 같을때는 제1선택신호를 출력하는 반면 상기 두입력 신호의 부호가 다를때는 제2선택신호를 출력하는 제1논리수단(24)과 ; 상기 씨엠 에이 에러 계산부(12)로 부터의 채널 에러의 위상성분과eI(n)과 상기 결정의거 에러 계산부(14)로 부터의 채널 에러의 위상성분 eI(n)을 입력받고, 상기 두 입력신호의 부호가 같을때는 제1선택신호를 출력하는 반면 상기 두입력 신호의 부호가 다를때는 제2선택신호를 출력하는 제2논리수단(24)과; 상기 결정의거 에러 계산부(14)로 부터의 eI(n)을 입력받으며, 다른 입력단자는 접지(GND) 상태에 연결되어 있어서, 상기 제1논리수단(20)로부터 제공되는 제1 및 제2선택신호에 따라서 선택적으로 eI(n)또는 접지상태를 출력하는 제2멀티플렉서(22)와 ; 상기 결정의거 에러 계산부(14)로 부터의 eI(n)을 입력받으며, 다른 입력단자는 접지상태에 연결되어 있어서, 상기 제2논리수단(24)로부터 제공되는 제1 및 제2선택 신호에 따라서 선택적으로 eI(n)또는 접지상태를 출력하는 제3멀티플레서 (26)를 포함하는 것을 특징으로 하는 등화기.The CMA error calculator 12 which detects the magnitude component e Q (n) and the phase component e I (n) of the channel error, which is a difference between the distortion signal and the original signal received by the CMA (Constant Modulous Algorithm) ; Decision based error calculation unit 14 for detecting the magnitude component e Q (n) and the phase component e I (n) of the channel error, which is a difference between the distortion signal received by the LMS algorithm and the original signal. Blind equalizer (100) having; A stop-and-go algorithm unit 200 operated by a stop-and-go algorithm; A filter coefficient generator 300 for receiving a channel error value and outputting an updated filter coefficient; The equalizer having a signal generator, which can effectively perform channel equalization even with a channel characteristic change, has the stop-and-go algorithm unit 200 having the magnitude component e Q (from the MS error calculator 12). n) and the magnitude component e Q (n) of the channel error from the error calculation unit 14 are received, and when the signs of the two input signals are the same, a first selection signal is output, First logic means 20 for outputting a second selection signal when the signs are different; Receives the CM this error calculating unit size components of the channel error from (12) e I (n) and the magnitude component of the decision based error calculation sub-channel error from (14) e I (n) , wherein First logic means 24 for outputting a first selection signal when the two input signals have the same sign, and outputting a second selection signal when the signs of the two input signals are different; Receiving the phase component of the channel error from the CM error calculator 12 and e I (n) and the phase component e I (n) of the channel error from the determination error calculator 14, Second logic means (24) for outputting a first selection signal when the signs of the two input signals are the same and outputting a second selection signal when the signs of the two input signals are different; Receive input the e I (n) of from the decision based error calculating unit 14, another input terminal In is connected to ground (GND) and the first and provided by the first logic means 20, the A second multiplexer 22 for selectively outputting e I (n) or a ground state in accordance with a second selection signal; Based on the determination, e I (n) is received from the error calculation unit 14, and another input terminal is connected to a ground state, so that the first and second selection signals provided from the second logic means 24 are provided. And a third multiplier (26) for selectively outputting e I (n) or ground state in accordance with the equalizer. 제1항에 있어서, 상기 스톱-엔-고우 알고리즘부(200)내의 제2멀티플렉서(22)가 상기 제1논리수단(20)로부터 제공되는 제1선택신호에 의해 eQ(n)를 출력하고, 제2선택신호에 의해 접지상태를 출력하는 것을 특징으로 하는 등화기The method of claim 1, wherein the second multiplexer 22 in the stop-and-go algorithm unit 200 outputs e Q (n) by the first selection signal provided from the first logic means 20. An equalizer outputting a ground state by a second selection signal; 제1항에 있어서, 상기 스톱-엔-고우 알고리즘부(200)내의 제3멀티플렉서(26)가 상기 제2논리수단(24)로부터 제공되는 제1선택신호에 의해 eI(n)를 출력하고, 제2선택신호에 의해 접지상태를 출력하는 것을 특징으로 하는 등화기.The third multiplexer 26 in the stop-and-go algorithm unit 200 outputs e I (n) by the first selection signal provided from the second logic means 24. And outputting a ground state by the second selection signal. 제1항에 있어서, 상기 필터 계수 생성부(300)가 상기 블라인드 등화부(100)로부터 제공되는 채널에러와 상기 스톱-엔-고우 알고리즘부(200)로부터 제공되는 채널에러를 입력받아, 상기 신호발생부로 부터 제공되는 선택 신호 (S3)에 따라 선택적으로 출력하는 제4멀티플렉서(30)와 ; 상기 제4멀티플렉서(30)으로 부터 제공되는 신호를 입력 갱신된 필터계수를 출력하여 상기 블라인드 등화부(100)로 제공하는 필터계수 갱신부(32)를 포함하는 것을 특징으로 하는 등화기The method of claim 1, wherein the filter coefficient generator 300 receives the channel error provided from the blind equalizer 100 and the channel error provided from the stop-en-go algorithm unit 200, the signal A fourth multiplexer 30 selectively outputting according to the selection signal S3 provided from the generator; An equalizer including a filter coefficient updater 32 for outputting the updated filter coefficient to the blind equalizer 100 by outputting the updated filter coefficient from the signal provided from the fourth multiplexer 30 제4항에 있어서, 상기 제4멀티플렉서(30)의 선택신호 (S3)는 수신된 왜곡신호의 등화작업이 더욱 효과적으로 수행될수 있는 알고리즘이 선택되도록 사용자의 판단 또는 등화기내에서의 시뮬레이션 등에 의해 결정되어 제공되는 것을 특징으로 하는 등화기.5. The method of claim 4, wherein the selection signal S3 of the fourth multiplexer 30 is determined by a user's judgment or simulation in the equalizer to select an algorithm for equalizing the received distortion signal more effectively. Equalizer, characterized in that provided. 제4항에 있어서, 상기 필터 계수 갱신부(32)에 제공되는 상기 제어신호(C)가 상기 제4멀티플렉서(30)에 제공되는 선택신호 (S3)와 동일한 것임을 특징으로 하는 등화기.5. The equalizer according to claim 4, wherein the control signal (C) provided to the filter coefficient updater (32) is the same as the selection signal (S3) provided to the fourth multiplexer (30). 제4항에 있어서, 상기 필터 계수 갱신부(32)에 제공되는 상기 블라인드 등화부(100)로부터 출력된 채널에러가 제공될때는 하기 계수 갱신식 W(n)=W(n-1)+μE(n)X*(n)에 의해 필터계수를 갱신하고, 반면 상기 스톱-엔-고우 알고리즘부(200)로부터 출력된 채널에러가 제공될때는 계수 갱신식5. The method according to claim 4, wherein when a channel error output from the blind equalizer 100 provided to the filter coefficient update unit 32 is provided, the following coefficient update equation W (n) = W (n-1) + μE The filter coefficient is updated by (n) X * (n), while the channel update output from the stop-and-go algorithm unit 200 is provided. 에 의해 필터계수를 갱신함을 특징으로 하는 등화기.And equalizing the filter coefficients. (여기서, W(n)은 필터계수이고, 첨자 Q는 각 신호의 크기성분을 의미하며, 첨자 I는 각 신호의 위상성분을 의미하고 μ는 필터상수이고, E(n)은 블라인드 등화부(100)으로 부터 제공되는 채널에러이며,은 결정의거에러 계산부(14)로부터 제공되는 채널에러이고,은 씨엠에이 에러 계산부(12)로부터 제공되는 채널에러이며, f(n)은 플래그 함수로써 비교되는 양 신호의 부호가 동일할 때 값이 “1”이고, 상이할 때 값이 “0”이고, n은 양의 정수이다).Where W (n) is the filter coefficient, subscript Q is the magnitude component of each signal, subscript I is the phase component of each signal, μ is the filter constant, and E (n) is the blind equalizer ( Channel error from 100) Is a channel error provided from the error calculation unit 14, Is a channel error provided from the CM error calculator 12, and f (n) is a value of "1" when the signals of both signals compared with the flag function are the same, and a value of "0" when they are different. , n is a positive integer). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940003300A 1994-02-24 1994-02-24 Equalizer to adaptively select different algorithms KR960012496B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940003300A KR960012496B1 (en) 1994-02-24 1994-02-24 Equalizer to adaptively select different algorithms

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940003300A KR960012496B1 (en) 1994-02-24 1994-02-24 Equalizer to adaptively select different algorithms

Publications (2)

Publication Number Publication Date
KR950026253A true KR950026253A (en) 1995-09-18
KR960012496B1 KR960012496B1 (en) 1996-09-20

Family

ID=19377673

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940003300A KR960012496B1 (en) 1994-02-24 1994-02-24 Equalizer to adaptively select different algorithms

Country Status (1)

Country Link
KR (1) KR960012496B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100341808B1 (en) * 1999-09-03 2002-06-24 윤종용 Apparatus and method for selecting operation of a channel equalizer
KR100518029B1 (en) * 2002-06-11 2005-10-04 한국전자통신연구원 Method and Apparatus for Blind Decision Feedback Equalization
KR101101095B1 (en) * 2011-08-17 2012-01-03 광주대학교산학협력단 An equalizer using alternate adaptation algorithm

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101401505B1 (en) * 2012-12-26 2014-06-27 성균관대학교산학협력단 Equalization apparatus and method in microcapsule endoscope system, outer control apparatus and microcapsule endoscope system

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100341808B1 (en) * 1999-09-03 2002-06-24 윤종용 Apparatus and method for selecting operation of a channel equalizer
KR100518029B1 (en) * 2002-06-11 2005-10-04 한국전자통신연구원 Method and Apparatus for Blind Decision Feedback Equalization
KR101101095B1 (en) * 2011-08-17 2012-01-03 광주대학교산학협력단 An equalizer using alternate adaptation algorithm

Also Published As

Publication number Publication date
KR960012496B1 (en) 1996-09-20

Similar Documents

Publication Publication Date Title
JPH04332224A (en) Device and method of removing signal dispersion section
WO2017219565A1 (en) Low complexity slicer architectures for n-tap look-ahead decision feedback equalizer (dfe) circuit implementations
CN113271271B (en) Step length adjusting method and device of adaptive equalizer, signal receiver and system
US5946349A (en) Method for coefficient smoothing in adaptive equalizer systems
KR950026253A (en) Equalizer with optional use of equalization algorithms
KR20100016119A (en) Methods and systems for reducing acoustic echoes in multichannel audio-communication systems
EP1281236B1 (en) Adaptive filtering method based on sign algorithm and related device
AU2003278467A1 (en) Transform-domain sample-by-sample decision feedback equalizer
Chandekar et al. Delay and power optimized adaptive filter using distributed arithmetic
US9584905B2 (en) Audio signal mixing
US20040120394A1 (en) Decision-feedback equalizer
JPH0964791A (en) Waveform equalizer
US20020114474A1 (en) DVE system with dynamic range processing
KR100277948B1 (en) Filter Coefficient Update Method and Circuit
JP5014708B2 (en) Parallel lookup table method
CN107005307A (en) The method and balancer of a kind of setting balancer
KR100595500B1 (en) On-line adaptive equalizer
CN108322410B (en) Time domain equalizer and signal processing method thereof
JP3092647B2 (en) Adaptive filter device
Mohamad et al. Subband decomposition techniques for adaptive channel equalisation
KR100195691B1 (en) An equalizer using pipelining concept
EP1078455A1 (en) Adaptive filter
Oliva-Moreno et al. DSP implementation of extended infomax ICA algorithm for blind source separation
JP4527079B2 (en) Equalizer
Lin et al. A fast running Hartley transform algorithm and its application in adaptive signal enhancement

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19990831

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee