KR970013961A - To Set the Clock Source for Ring Network Systems - Google Patents
To Set the Clock Source for Ring Network Systems Download PDFInfo
- Publication number
- KR970013961A KR970013961A KR1019950026437A KR19950026437A KR970013961A KR 970013961 A KR970013961 A KR 970013961A KR 1019950026437 A KR1019950026437 A KR 1019950026437A KR 19950026437 A KR19950026437 A KR 19950026437A KR 970013961 A KR970013961 A KR 970013961A
- Authority
- KR
- South Korea
- Prior art keywords
- clock source
- path
- node
- byte
- nodes
- Prior art date
Links
Landscapes
- Small-Scale Networks (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
1. 청구범위에 기재된 발명이 속한 기술분야1. TECHNICAL FIELD OF THE INVENTION
링 네트워크 시스템Ring network system
2. 발명이 해결하려고 하는 기술적 과제2. The technical problem to be solved by the invention
링 네트워크 시스템에서 링 노드식별번호 및 클럭 품질정보를 구비하는 에스원 바이트를 구비하여 타이밍 루프 방지 및 피디엔유를 가변적으로 운용한다.In the ring network system, the S-1 byte having the ring node identification number and the clock quality information is provided to variably operate the timing loop prevention and PD.
3. 발명의 해결 방법의 요지3. Summary of the Solution of the Invention
다수개의 노드들이 링 형태로 구성되며, 노드들 중 주노드가 외부 클럭원과연결되어 다른 노드들에 클럭원을 전달하는 링 네트워크 시스템의 클럭원 설정 방법이, 주 노드가 에스원바이트의 제1영역에 자기 노드식별번호를 세트하고 제2영역에 클럭원의 품질정보를 세트하여 제1경로 및 제2경로로 전송하는 과정과, 다른 노드들이 제1경로 및 제2경로로 입력되는 에스원바이트를 분석하여 좋은 품질의 클럭원을 세팅하고, 정보를 각각 제1경로 및 제2경로로 전달하는 과정과, 주노드가 에스원 바이트 입력시 자기 노드식별번호이면 피디엔유로 자동 프로비젼하는 과정에서 이루어져, 에스원바이트의 경로를 다이내믹하게 변환하여 좋은 품질의 클럭원을 타이밍 루프없이 공급하는 것을 특징으로 한다.A clock source setting method of a ring network system in which a plurality of nodes are configured in a ring shape and a main node of the nodes is connected to an external clock source to transfer a clock source to other nodes is provided. By setting its own node identification number and setting the quality information of the clock source in the second area, transmitting the first path and the second path, and analyzing the S1 byte inputted by the other nodes in the first path and the second path. Set up a good quality clock source, pass information to the first path and the second path, respectively, and if the main node enters the S1 byte of the self-node identification number is automatically provisioned to the P.D. The path is dynamically converted to provide a good clock source without a timing loop.
4. 발명의 중요한 용도4. Important uses of the invention
링 네트워크 시스템에서 각 노드들의 클럭원을 설정할 시 타이밍 루프를 방지하고 피디엔유를 가변적으로 운용할 수 있어 빠른 시간 내에 최적의 클럭원을 공급할 수 있다.When setting the clock source of each node in the ring network system, timing loops can be prevented and PDENU can be operated variably to provide an optimal clock source in a short time.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제4도는 본 발명에 따라 링 네트워크 시스템에서 최적의 품질을 갖는 클럭원 설정 및 노드들의 동기를 구현하기 위한 S1바이트의 구성을 도시하는 도면4 is a diagram showing a configuration of S1 bytes for implementing clock source setting and synchronization of nodes with optimal quality in a ring network system according to the present invention.
제7도는 본 발명에 따른 링 네트워크 시스템에서 두개 이상의 노드에 외부 클럭원이 공급될 시의 특성을 도시하는 도면7 is a diagram showing characteristics when an external clock source is supplied to two or more nodes in a ring network system according to the present invention.
제8도는 본 발명에 따른 링 네트워크 시스템에서 외부 클럭원의 이상 발생시의 동작을 도시하는 도면8 is a diagram showing an operation when an abnormality occurs in an external clock source in a ring network system according to the present invention.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950026437A KR970013961A (en) | 1995-08-24 | 1995-08-24 | To Set the Clock Source for Ring Network Systems |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950026437A KR970013961A (en) | 1995-08-24 | 1995-08-24 | To Set the Clock Source for Ring Network Systems |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970013961A true KR970013961A (en) | 1997-03-29 |
Family
ID=66596045
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950026437A KR970013961A (en) | 1995-08-24 | 1995-08-24 | To Set the Clock Source for Ring Network Systems |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970013961A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20230058780A (en) * | 2021-10-25 | 2023-05-03 | 에스케이텔레콤 주식회사 | A system for supplying a clock to a base station using an optical line |
-
1995
- 1995-08-24 KR KR1019950026437A patent/KR970013961A/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20230058780A (en) * | 2021-10-25 | 2023-05-03 | 에스케이텔레콤 주식회사 | A system for supplying a clock to a base station using an optical line |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SE9504681D0 (en) | Resource management scheme and arrangement | |
CN101164264B (en) | Method and device for synchronising two bus systems, and arrangement consisting of two bus systems | |
US20030193972A1 (en) | Redundant add/drop multiplexor | |
KR860002762A (en) | Self-routing switching system and its switching method | |
NO972619L (en) | The multiple-processor environment | |
IL164037A (en) | Synchronization system for all optical slotted ring dynamic networks | |
WO2018098084A3 (en) | Distributed control synchronized ring network architecture | |
US20050080975A1 (en) | Data processing system having a serial data controller | |
KR20040077974A (en) | Wireless communications arrangements with synchronized packet transmissions | |
FI92126B (en) | A network arrangement | |
KR970013961A (en) | To Set the Clock Source for Ring Network Systems | |
KR940017431A (en) | Locale communication system with multiple data channels and apparatus for use in the system | |
JPH03506085A (en) | Multilevel parallel communication architecture for multiprocessor computer systems | |
JPH04211545A (en) | Control information transmission system for ring lan system | |
JPH04230140A (en) | Connection apparatus for data transfer between main device and plurality of auxiliary devices with small number of links | |
KR100406863B1 (en) | Device for generating clock of multi-computer system | |
JPH01208047A (en) | Clock supplying system | |
KR970068287A (en) | How to Synchronize the Transport Network | |
RU2300842C2 (en) | Method for synchronizing transport ring network built around synchronous digital hierarchy system | |
NO167250B (en) | DIGITAL SIGNAL CHANNEL BENEFITS. | |
KR970049736A (en) | Cluster Connection Architecture Using Crossbar Switch in Parallel Processing Computer System | |
JPH11275126A (en) | Communication controller | |
KR960009775A (en) | Standard clock selection device and control method of local exchange | |
SE9901653D0 (en) | Synchronization method and device | |
JPH02152336A (en) | Digital multiplexer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |