KR970008833A - Charge pump for precision high current drive - Google Patents

Charge pump for precision high current drive Download PDF

Info

Publication number
KR970008833A
KR970008833A KR1019950020171A KR19950020171A KR970008833A KR 970008833 A KR970008833 A KR 970008833A KR 1019950020171 A KR1019950020171 A KR 1019950020171A KR 19950020171 A KR19950020171 A KR 19950020171A KR 970008833 A KR970008833 A KR 970008833A
Authority
KR
South Korea
Prior art keywords
voltage
pmos
gate
input
source
Prior art date
Application number
KR1019950020171A
Other languages
Korean (ko)
Other versions
KR0146192B1 (en
Inventor
김성원
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950020171A priority Critical patent/KR0146192B1/en
Publication of KR970008833A publication Critical patent/KR970008833A/en
Application granted granted Critical
Publication of KR0146192B1 publication Critical patent/KR0146192B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
    • H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H02M3/073—Charge pumps of the Schenkel-type

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Electronic Switches (AREA)

Abstract

이 발명은 정밀 고전류 구동용 충전 펌프에 관한 것으로, 입력되는 상승 제어신호에 따라 동작하여, 안기되는 구동전압을 출력하여 전압을 상승시키는 전압 상승수단(10)과, 입력되는 하강 제어신호에 따라 동작하여, 상기 전압 상승수단(10)에 의해 상승된 전압을 하강시키는 전압 하강수단(20)과, 상기 전압 하강수단(20)의 하강 전압이 일정한 비율로 작아지도록 제어하는 하강신호 제어수단(30)으로 이루어져 있으며, 위상 동기 루프에 쓰이는 충전 펌프에 있어서, 상승 전류와 하강 전류간의 낮은 오프셋 전류를 가지면서 많은 양의 전류를 구동할 수 있으며, 잡음에 강하여 정밀한 전류를 구동할 수 있는 정밀 고전류 구동용 충전 펌프에 관한 것이다.The present invention relates to a charge pump for precision high current driving, and operates in accordance with an input rising control signal, and outputs a driving voltage to be lifted to increase the voltage and operates according to an input falling control signal. Thus, the voltage lowering means 20 for lowering the voltage raised by the voltage raising means 10, and the falling signal control means 30 for controlling the lowering voltage of the voltage lowering means 20 to decrease at a constant ratio. In the charge pump used in the phase locked loop, it can drive a large amount of current while having a low offset current between the rising current and the falling current, and it is for the precision high current driving that can drive the precise current by being strong against noise. Relates to a charge pump.

Description

정밀 고전류 구동용 충전 펌프Charge pump for precision high current drive

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 이 발명의 실시예에 따른 정밀 고전류 구동용 펌프를 적용한 회로도이고, 제4도는 제3도의 타이밍도이다.3 is a circuit diagram to which a precision high current driving pump according to an embodiment of the present invention is applied, and FIG. 4 is a timing diagram of FIG.

Claims (7)

입력되는 상승 제어신호에 따라 동작하여, 안기되는 구동전압을 출력하여 전압을 상승시키는 전압 상승수단(10)과; 입력되는 하강 제어신호에 따라 동작하여, 상기 전압 상승수단(10)에 의해 상승된 전압을 하강시키는 전압 하강수단(20)과; 상기 전압 하강수단(20)의 하강 전압이 일정한 비율로 작아지도록 제어하는 하강신호 제어수단(30)으로 이루어져 있는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.A voltage raising means (10) which operates in accordance with an input rising control signal and outputs a driving voltage to be raised; A voltage lowering means (20) which operates in accordance with an input falling control signal to lower the voltage raised by the voltage raising means (10); Precision high current drive charge pump, characterized in that consisting of the falling signal control means for controlling the falling voltage of the voltage lowering means 20 to be reduced at a constant rate. 제1항에 있어서, 상기 전압 상승수단(10)은, 전류 미러 회로를 이용하는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.The charge pump for driving high precision current according to claim 1, wherein the voltage raising means (10) uses a current mirror circuit. 제1항 또는 제2항에 있어서, 상기 전압 상승수단(10)의 구성은, 구동전원(VDD)이 소스로 입력되는 제1피모스(MP11)와; 구동전원(VDD)이 소스로 입력되고 제1기준전류(I1)가 드레인으로 입력되면 드레인과 게이트(gate)가 연결되어 있는 제2피모스(MP12)와, 구동전원(VDD)이 소스로 입력되고 상승 제어신호(CS1)가 게이트로 입력되며 상기 제1피모스(MP11)의 게이트가 드레인으로 연결되어 있는 제3피모스(MP13)로 이루어져 있는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.3. The voltage raising means (10) according to claim 1 or 2, further comprising: a first PMOS (MP11) into which a drive power source (VDD) is input as a source; When the driving power source VDD is inputted as a source and the first reference current I1 is inputted as a drain, the second PMOS MP12 connected with the drain and the gate is input, and the driving power source VDD is inputted as a source. And the rising control signal CS1 is input to the gate, and the third PMOS MP13 having the gate of the first PMOS MP11 connected to the drain. 제1항에 있어서, 상기 전압 하강 수단(20)은, 전류 미러 회로를 이용하는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.The charge pump for precision high current drive according to claim 1, wherein the voltage drop means (20) uses a current mirror circuit. 제1항 또는 제4항에 있어서, 상기 전압 하강수단(20)의 구성은, 기준전원(VSS)이 소스로 입력되고 게이트와 드레인이 연결되어 있는 제1엔모스(MN21)와; 상기 전압 상승수단(10)의 제1피모스(MP11)의 드레인이 드레인으로 연결되고 상기 제1엔모스(MN21)의 게이트가 게이트로 연결되고 기준전원(VSS)이 소스로 입력되는 제2엔모스(MN22)와; 상기 제1엔모스(MN21)의 게이트가 드레인으로 연결되고 하강 제어신호(CS2)가 게이트로 입력되고 기준전원(VSS)이 소스로 입력되는 제3엔모스(MN23)로 이루어져 있는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.5. The apparatus of claim 1 or 4, wherein the voltage lowering means (20) comprises: a first NMOS (MN21) having a reference power source (VSS) input as a source and a gate and a drain connected thereto; The second yen in which the drain of the first PMOS MP11 of the voltage raising means 10 is connected to the drain, the gate of the first NMOS MN21 is connected to the gate, and the reference power source VSS is input to the source. Morse (MN22); And a third NMOS MN23 having a gate connected to the drain of the first NMOS MN21, a falling control signal CS2 being input to the gate, and a reference power supply VSS being input to the source. Charge pump for precision high current drive. 제1항에 있어서, 상기 하강신호 제어수단(30)은, 종속적으로 연결된 전류 미러 회로를 이용하는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.The charge pump for driving high precision current according to claim 1, wherein the falling signal control means (30) uses a cascaded current mirror circuit. 제1항 또는 제6항에 있어서, 상기 하강신호 제어수단(30)의 구성은, 구동전원(VDD)이 소스로 입력되고 게이트가 드레인이 연결되어 있는 제1피모스(MP31)와; 구동전원(VDD)이 소스로 입력되고 상기 제1피모스(MP31)의 게이트가 게이트로 연결되어 있는 제2피모스(MP32)와; 상기 제1피모스(MP31)의 드레인이 소스로 연결되고 제2기준전류(I2)가 드레인으로 입력되고 게이트와 드레인이 연결되어 있는 제3피모스(MN33)와, 상기 제2피모스(MP32)의 드레인이 소스로 연결되고 상기 제3피모스(MN33)의 게이트가 게이트로 연결되고 상기 전압 하강수단(20)의 제1엔모스(MN21)의 드레인이 드레인으로 연결되어 있는 제4피모스(MP34)로 이루어져 있는 것을 특징으로 하는 정밀 고전류 구동용 충전 펌프.7. The structure of claim 1 or 6, wherein the falling signal control means (30) comprises: a first PMOS (MP31) having a driving power source (VDD) input thereto as a source and a drain connected thereto; A second PMOS MP32 to which a driving power source VDD is input as a source, and a gate of the first PMOS MP31 is connected to a gate; A third PMOS MN33 having a drain connected to the source of the first PMOS MP31 as a source, a second reference current I2 being input to the drain, and a gate and a drain connected thereto, and the second PMOS MP32 ) Is connected to a source, a gate of the third PMOS (MN33) is connected to a gate, and a fourth PMOS is connected to a drain of the first NMOS (MN21) of the voltage lowering means (20). Charge pump for precision high current drive, characterized in that (MP34). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950020171A 1995-07-10 1995-07-10 Charging pump for driving high current KR0146192B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950020171A KR0146192B1 (en) 1995-07-10 1995-07-10 Charging pump for driving high current

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950020171A KR0146192B1 (en) 1995-07-10 1995-07-10 Charging pump for driving high current

Publications (2)

Publication Number Publication Date
KR970008833A true KR970008833A (en) 1997-02-24
KR0146192B1 KR0146192B1 (en) 1998-12-01

Family

ID=19420192

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950020171A KR0146192B1 (en) 1995-07-10 1995-07-10 Charging pump for driving high current

Country Status (1)

Country Link
KR (1) KR0146192B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160040910A (en) 2014-10-06 2016-04-15 권유미 Angle Adjustment Apparatus for a Lever Bar

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20160040910A (en) 2014-10-06 2016-04-15 권유미 Angle Adjustment Apparatus for a Lever Bar

Also Published As

Publication number Publication date
KR0146192B1 (en) 1998-12-01

Similar Documents

Publication Publication Date Title
US6646469B2 (en) High voltage level shifter via capacitors
KR950030145A (en) Internal Voltage Generator for Semiconductor Devices
US5537067A (en) Signal driver circuit operable to control signal rise and fall times
KR970017598A (en) Semiconductor device and its control circuit
US5184030A (en) Back bias generating circuit
US5600274A (en) Circuit and method for compensating variations in delay
JP6163310B2 (en) Constant voltage circuit and analog electronic clock
KR850005057A (en) Gate circuit
US6380792B1 (en) Semiconductor integrated circuit
US4441825A (en) Low-power integrated circuit for an electronic timepiece
KR970008833A (en) Charge pump for precision high current drive
KR920013442A (en) Capacitive-Load High Speed Drive Circuits for Integrated Circuits
KR920007320A (en) Constant current circuit and oscillation circuit controlled by this circuit
CN1627440B (en) Refresh oscillator
JPH04233321A (en) Fixed-value di/dt buffer circuit
KR20190063876A (en) Signal driver circuit and semiconductor apparatus using the same
KR100280410B1 (en) Output driving circuit
KR970019035A (en) Duty control circuit
KR0167225B1 (en) Clock signal synchronizing circuit
KR100239593B1 (en) Current supply circuit which can control level
KR100319641B1 (en) Circuit for generrating constant voltage
KR950013031A (en) Voltage change delay circuit
KR100871367B1 (en) An output buffer circuit
KR970051083A (en) Bandgap reference circuit of semiconductor device with power down means
KR950022078A (en) Phase Synchronization Circuit with High Synchronization

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100429

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee