KR970002653A - Random Accessible FIFO - Google Patents

Random Accessible FIFO Download PDF

Info

Publication number
KR970002653A
KR970002653A KR1019950019640A KR19950019640A KR970002653A KR 970002653 A KR970002653 A KR 970002653A KR 1019950019640 A KR1019950019640 A KR 1019950019640A KR 19950019640 A KR19950019640 A KR 19950019640A KR 970002653 A KR970002653 A KR 970002653A
Authority
KR
South Korea
Prior art keywords
signal
outside
fifo
input
control signal
Prior art date
Application number
KR1019950019640A
Other languages
Korean (ko)
Other versions
KR0171939B1 (en
Inventor
신동우
유인선
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950019640A priority Critical patent/KR0171939B1/en
Publication of KR970002653A publication Critical patent/KR970002653A/en
Application granted granted Critical
Publication of KR0171939B1 publication Critical patent/KR0171939B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)

Abstract

본 발명의 랜던 억세서블 FIFO는 종래의 FIFO가 일정한 주기를 갖는 클럭신호에 의하여 입력을 시프터하여 저장하고 출력하는 것과는 달리 외부로부터의 제어신호에 따라 적당한 장소에 입력한 후 외부로부터의 제어신호에 따라 출력함으로써, 장치를 효율적으로 이용할 수 있으며 빠르고 정확하게 데이타를 전송하는 이점을 제공한다.In contrast to the conventional FIFO shifting and storing and outputting an input by a clock signal having a certain period, the Landon Accessible FIFO according to the present invention is inputted to an appropriate place according to a control signal from the outside and then applied to a control signal from the outside. By outputting accordingly, the device can be used efficiently and offers the advantage of fast and accurate data transfer.

Description

랜덤 억세서블 FIFORandom Accessible FIFO

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 실시예에 따른 랜덤 억세서블 FIFO를 도시한 회로도, 제3도는 제2도를 제어하기 위한 주변회로의 일부분을 도시한 블럭도.2 is a circuit diagram illustrating a random accessible FIFO according to an embodiment of the present invention, and FIG. 3 is a block diagram showing a part of a peripheral circuit for controlling the second diagram.

Claims (1)

외부로부터의 N-비트의 신호를 병렬로 입력하기 위한 입력수단과, 상기 입력수단으로부터의 상기 N-비트의 신호를 공통적으로 입력하여 일시적으로 보관하기 위한 적어도 두개 이상의 레지스터와, 외부로부터의 제어신호에 의하여 상기 적어도 2개 이상의 레지스터들을 구동하는 구동수단과, 상기 적어도 2개 이상의 레지스터의 출력신호들 중 어느 하나를 선택하기 위한 제1신호선택수단과, 상기 입력수단으로부터의 N-비트 신호 및 상기 제1신호선택수단으로부터의 N-비트의 신호를 선택적으로 출력하기 위한 제2선택수단을 구비한 것을 특징으로 하는 랜덤 억세서블 FIFOInput means for parallel input of N-bit signals from the outside in parallel, at least two or more registers for temporarily storing and temporarily storing the N-bit signals from the input means, and a control signal from the outside Driving means for driving the at least two registers by means of the first signal, first signal selecting means for selecting any one of output signals of the at least two registers, an N-bit signal from the input means, and And a second selection means for selectively outputting an N-bit signal from the first signal selection means. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950019640A 1995-06-30 1995-06-30 Random accessible fifo resistor KR0171939B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950019640A KR0171939B1 (en) 1995-06-30 1995-06-30 Random accessible fifo resistor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950019640A KR0171939B1 (en) 1995-06-30 1995-06-30 Random accessible fifo resistor

Publications (2)

Publication Number Publication Date
KR970002653A true KR970002653A (en) 1997-01-28
KR0171939B1 KR0171939B1 (en) 1999-03-30

Family

ID=19419837

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950019640A KR0171939B1 (en) 1995-06-30 1995-06-30 Random accessible fifo resistor

Country Status (1)

Country Link
KR (1) KR0171939B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040001569A (en) * 2002-06-28 2004-01-07 김영길 Thawing Unit of Refreezing Meat and Method Thereof

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20040001569A (en) * 2002-06-28 2004-01-07 김영길 Thawing Unit of Refreezing Meat and Method Thereof

Also Published As

Publication number Publication date
KR0171939B1 (en) 1999-03-30

Similar Documents

Publication Publication Date Title
KR940010082A (en) Data Output Buffer of Semiconductor Memory Device
KR940012021A (en) Drive circuit of display device
KR970051305A (en) Synchronous Semiconductor Memory
KR850008567A (en) Semiconductor integrated circuit
KR910013038A (en) Column electrode driving circuit of display device
KR970016939A (en) Random number generator with standby control circuitry that improves the randomness of the number read from the random number generator
KR970002653A (en) Random Accessible FIFO
KR910006986A (en) Function selection circuit
KR960032930A (en) Data transfer circuit
TW369769B (en) Method and apparatus for split shift register addressing
KR970016987A (en) Serial interface circuit
KR970049664A (en) Serial interface circuit
KR910018191A (en) Print Data Aligner of Serial Printer
KR960038988A (en) Address buffer of semiconductor memory device
KR930008867A (en) Serial I / O Memory with High Speed Test Device
KR880014576A (en) Charge coupled device
KR900003748A (en) Data processing device
KR930024292A (en) Input circuit using shift register
KR980004015A (en) High Speed Multiplier with Pipeline Stage
KR960027892A (en) Transmission buffer initialization circuit of SSCOP sublayer
KR950002288A (en) Variable Length Decoder
KR960027739A (en) Transmission buffer insertion path of SSCOP sublayer
KR940024597A (en) Serial data input device for dual port memory device.
KR930018844A (en) Shift clock generation circuit for adjusting the interval of shift signal
KR970049504A (en) Stop signal generator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050923

Year of fee payment: 8

LAPS Lapse due to unpaid annual fee