KR960039655A - Phase Locked Loop of Microwave Oscillators - Google Patents

Phase Locked Loop of Microwave Oscillators Download PDF

Info

Publication number
KR960039655A
KR960039655A KR1019950010443A KR19950010443A KR960039655A KR 960039655 A KR960039655 A KR 960039655A KR 1019950010443 A KR1019950010443 A KR 1019950010443A KR 19950010443 A KR19950010443 A KR 19950010443A KR 960039655 A KR960039655 A KR 960039655A
Authority
KR
South Korea
Prior art keywords
frequency
output
phase
pass filter
oscillator
Prior art date
Application number
KR1019950010443A
Other languages
Korean (ko)
Inventor
장재선
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950010443A priority Critical patent/KR960039655A/en
Publication of KR960039655A publication Critical patent/KR960039655A/en

Links

Landscapes

  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

본 발명은 초고주파 발진기의 위상고정루프에 관한 것으로, 제1전압제어 발진기(10)에서 출력된 발진 주파수와 상기 위상고정루프부(20)에서 출력된 발진 주파수를 혼합하여 상기 제1전압제어발진기(10)에서 출력된 발진 주파수를 원하는 주파수대역으로 변환하여 출력하는 주파수혼합기(30); 상기 주파수혼합기(30)에서 출력된 주파수 중에서 원하는 주파수만을 검출하여 출력하는 제1대역통과필터(40); 상기 제1대역통과필터(40)에서 출력된 주파수를 증폭하여 출력하는 중간주파수증폭기(50); 상기 중간주파수증폭기(50)에서 증폭되어 출력된 주파수를 분주하여 출력하는 제1분주기(60); 상기 제1분주기(60)에서 출력된 주파수 중에서 비선형 고조파성분을 제거하여 출력하는 제2대역통과필터(70); 기준주파수를 출력하는 기준주파수발진기(80); 상기 제2대역통과필터(70)의 출력주파수와 상기 기준주파수발진기(80)의 기준주파수를 위상비교하는 제1위상검출기(90) 및; 상기 제1위상검출기(90)에서 출력된 신호를 필터링하여 위상차를 검출하고, 검출된 위상차에 따라 DC 전압을 상기 제1전압제어발진기(10)로 입력하여 제1전압제어발진기(10)의 발진주파수 및 위상을 안정화하는 제1저역통과필터(100)로 구성되어, 프리스케일러를 사용하지 않고도 분주기의 적절한 사용을 통해 초고주파 발진기의 발진 주파수 및 위상을 고정하여 안정된 초고주파의 발진 주파수를 출력할 수 있는 것이다.The present invention relates to a phase locked loop of an ultra-high frequency oscillator, wherein the oscillation frequency output from the first voltage controlled oscillator 10 and the oscillation frequency output from the phase fixed loop unit 20 are mixed with each other. A frequency mixer 30 for converting the oscillation frequency output from 10) into a desired frequency band and outputting the converted frequency band; A first band pass filter 40 which detects and outputs only a desired frequency from the frequencies output from the frequency mixer 30; An intermediate frequency amplifier (50) for amplifying and outputting the frequency output from the first band pass filter (40); A first divider 60 for dividing and outputting the frequency amplified by the intermediate frequency amplifier 50 and output; A second band pass filter 70 which removes and outputs nonlinear harmonic components from the frequencies output from the first divider 60; A reference frequency oscillator 80 for outputting a reference frequency; A first phase detector (90) for comparing the output frequency of the second band pass filter (70) with the reference frequency of the reference frequency oscillator (80); A phase difference is detected by filtering a signal output from the first phase detector 90, and a DC voltage is input to the first voltage controlled oscillator 10 according to the detected phase difference to oscillate the first voltage controlled oscillator 10. It is composed of a first low pass filter 100 to stabilize the frequency and phase, it is possible to output a stable ultra-high frequency oscillation frequency by fixing the oscillation frequency and phase of the ultra-high frequency oscillator through proper use of the divider without using a prescaler will be.

Description

초고주파 발진기의 위상고정루프Phase Locked Loop of Microwave Oscillators

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 본 발명에 따른 초고주파 발진기의 위상고정루프의 블럭선도이다.2 is a block diagram of a phase locked loop of an ultra high frequency oscillator according to the present invention.

Claims (2)

초고주파의 발진 주파수를 출력하는 제1전압제어발진기(10)와; 고안정도의 발진 주파수를 출력하는 위상고정루프부(20); 상기 제1전압제어발진기(10)에서 출력된 발진 주파수와 상기 위상고정루프부(20)에서 출력된 발진 주파수를 혼합하여 상기 제1전압제어발진기(10)에서 출력된 발진 주파수를 원하는 주파수대역으로 변환하여 출력하는 주파수혼합기(30); 상기 주파수혼합기(30)에서 출력된 주파수 중에서 원하는 주파수만을 검출하여 출력하는 제1대역통과필터(40); 상기 제1대역통과필터(40)에서 출력된 주파수를 증폭하여 출력하는 중간주파수증폭기(50); 상기 중간주파수증폭기(50)에서 증폭되어 출력된 주파수를 분주하여 출력하는 제1분주기(60); 상기 제1분주기(60)에서 출력된 주파수 중에서 비선형 고조파성분을 제거하여 출력하는 제2대역통과필터(70); 기준주파수를 출력하는 기준주파수발진기(80); 상기 제2대역통과필터(70)에서 출력된 주파수와 상기 기준주파수발진기(80)에서 출력된 기준주파수를 위상비교하는 제1위상검출기(90) 및; 상기 제1위상검출기(90)에서 출력된 신호를 필터링하여 상기 제2대역통과필터(70)에서 출력된 주파수와 상기 기준주파수발진기(80)에서 출력된 기준주파수의 위상차를 검출하고, 검출된 위상차에 따라 DC 전압을 상기 제1전압제어발진기(10)로 입력하여 제1전압제어발진기(10)의 발진주파수 및 위상을 안정화하는 제1저역통과필터(100)로 구성된 초고주파 발진기의 위상고정루프.A first voltage controlled oscillator 10 for outputting an oscillation frequency of ultra high frequency; A phase-locked loop unit 20 for outputting an oscillation frequency of high precision; The oscillation frequency output from the first voltage controlled oscillator 10 and the oscillation frequency output from the phase fixed loop unit 20 are mixed to convert the oscillation frequency output from the first voltage controlled oscillator 10 into a desired frequency band. A frequency mixer 30 for outputting the converted signal; A first band pass filter 40 which detects and outputs only a desired frequency from the frequencies output from the frequency mixer 30; An intermediate frequency amplifier (50) for amplifying and outputting the frequency output from the first band pass filter (40); A first divider 60 for dividing and outputting the frequency amplified by the intermediate frequency amplifier 50 and output; A second band pass filter 70 which removes and outputs nonlinear harmonic components from the frequencies output from the first divider 60; A reference frequency oscillator 80 for outputting a reference frequency; A first phase detector (90) for comparing the frequency output from the second band pass filter (70) with the reference frequency output from the reference frequency oscillator (80); Filtering the signal output from the first phase detector 90 to detect a phase difference between the frequency output from the second band pass filter 70 and the reference frequency output from the reference frequency oscillator 80, and the detected phase difference. The phase locked loop of the ultra-high frequency oscillator consisting of a first low pass filter (100) for stabilizing the oscillation frequency and phase of the first voltage controlled oscillator (10) by inputting a DC voltage to the first voltage controlled oscillator (10). 제1항에 있어서, 상기 위상고정루프부(20)는, 발진 주파수를 상기 주파수혼합기(30)로 출력하는 제2전압제어발진기(21)와; 상기 제2전압제어발진기(21)에서 출력된 발진 주파수를 분주하는 제2분주기(23); 상기 제2분주기(23)에서 분주되어 출력된 주파수 중 원하는 주파수 만을 검출하여 출력하는 제3대역통과필터(25); 상기제3대역통과필터(25)에서 출력된 주파수를 상기 기준주파수발진기(80)에서 출력된 기준주파수와 위상비교하는 제2위상검출기(27) 및 상기 제2위상검출기(27)에서 출력된 신호를 필터링하여 검출된 위상차에 따라 DC 전압을 상기 제2전압제어발진기(21)로 입력하여 제2전압제어발진기(21)의 발진 주파수 및 위상을 안정시키는 제2저역통과필터(29)로 구성된 것을 특징으로 하는 초고주파 발진기의 위상고정루프.The oscillator of claim 1, wherein the phase locked loop (20) comprises: a second voltage controlled oscillator (21) for outputting an oscillation frequency to the frequency mixer (30); A second divider 23 for dividing the oscillation frequency output from the second voltage controlled oscillator 21; A third band pass filter 25 which detects and outputs only a desired frequency among the frequencies divided and output by the second divider 23; A signal output from the second phase detector 27 and the second phase detector 27 which phase compare the frequency output from the third band pass filter 25 with the reference frequency output from the reference frequency oscillator 80. And a second low pass filter 29 for inputting a DC voltage to the second voltage controlled oscillator 21 according to the detected phase difference to stabilize the oscillation frequency and phase of the second voltage controlled oscillator 21. A phase locked loop of an ultra high frequency oscillator. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950010443A 1995-04-29 1995-04-29 Phase Locked Loop of Microwave Oscillators KR960039655A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950010443A KR960039655A (en) 1995-04-29 1995-04-29 Phase Locked Loop of Microwave Oscillators

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950010443A KR960039655A (en) 1995-04-29 1995-04-29 Phase Locked Loop of Microwave Oscillators

Publications (1)

Publication Number Publication Date
KR960039655A true KR960039655A (en) 1996-11-25

Family

ID=66523633

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950010443A KR960039655A (en) 1995-04-29 1995-04-29 Phase Locked Loop of Microwave Oscillators

Country Status (1)

Country Link
KR (1) KR960039655A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100468057B1 (en) * 2002-10-22 2005-01-24 (주)래디오빌 Frequency hopping device and signal processing method therein

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100468057B1 (en) * 2002-10-22 2005-01-24 (주)래디오빌 Frequency hopping device and signal processing method therein

Similar Documents

Publication Publication Date Title
KR970068174A (en) Frequency converter to obtain stable frequency
KR930001593A (en) PLL Frequency Synthesizer
KR890009098A (en) Voltage controlled oscillation circuit
DE60336832D1 (en) PRESET CIRCUIT FOR A VOLTAGE-CONTROLLED OSCILLATOR
KR970055330A (en) AM radio receiver
DE60125764D1 (en) LINEAR DIGITAL PHASE DETECTION WITHOUT DEAD AREA
KR960039655A (en) Phase Locked Loop of Microwave Oscillators
KR960039654A (en) Phase Locked Loop of Microwave Oscillators
DE60102238D1 (en) PHASE LOCK CIRCUIT
DE69325780D1 (en) Frequency synthesizer
KR960027408A (en) Satellite frequency converter
KR960027347A (en) Wideband Phase-Locked Loop (PLL) Frequency Synthesizer with Gain Control
KR960003106A (en) Phase locked loop circuit for satellite broadcasting receiver
JPH09135167A (en) Phase locked loop circuit device
RU11940U1 (en) SOURCE OF A HIGH STABLE REFERENCE FREQUENCY BASED ON THE QUANTUM DISCRIMINATOR
KR960011423B1 (en) Method for restraining a noise when synthesising a frequency
KR940003214A (en) Frequency Stabilization System for Cellular Wireless Communication Terminals
KR910010895A (en) Frequency synthesizer
KR960027478A (en) Frequency Oscillator of Satellite Communication System
KR910013888A (en) Synchronous Receive Circuit Using Upconversion
KR960039977A (en) Satellite Broadcasting Demodulator
KR950035043A (en) Oscillator, synthesizer tuner circuit and AM synchronous detection circuit using it
KR930015358A (en) PLL circuit
KR970013762A (en) Frequency divider
KR970055558A (en) Frequency converter in synchronous phase loop circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination