KR960028491A - Fast Affine Transformation Device for Fractal Image Coding - Google Patents

Fast Affine Transformation Device for Fractal Image Coding Download PDF

Info

Publication number
KR960028491A
KR960028491A KR1019940039959A KR19940039959A KR960028491A KR 960028491 A KR960028491 A KR 960028491A KR 1019940039959 A KR1019940039959 A KR 1019940039959A KR 19940039959 A KR19940039959 A KR 19940039959A KR 960028491 A KR960028491 A KR 960028491A
Authority
KR
South Korea
Prior art keywords
data
affine transformation
affine
control signal
matrix
Prior art date
Application number
KR1019940039959A
Other languages
Korean (ko)
Other versions
KR0170931B1 (en
Inventor
최한호
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019940039959A priority Critical patent/KR0170931B1/en
Publication of KR960028491A publication Critical patent/KR960028491A/en
Application granted granted Critical
Publication of KR0170931B1 publication Critical patent/KR0170931B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/99—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals involving fractal coding
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T3/00—Geometric image transformations in the plane of the image
    • G06T3/02—Affine transformations

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)

Abstract

본 발명은 프랙탈 영상 부호화에 있어서 고속 아핀 변환(Affine Transform)장치를 제안하고 있는데, 동일크기의 픽셀블럭(pixelblock)으로 나뉘어진 프레임(Frame)의 프랙탈(Fractal) 영상 부호화를 위한 아핀 변화(Affine Transform)장치는, 상기 각 블럭과 대응되어 있으며, 상기 대응되어 있는 블럭 내 픽셀 데이타(D)을 순차적으로 입력받고, 제1변환계수(A) 및 제2변환계수(B)를 입력받아, 제1제어신호(C1)에 응답하여, 상기 픽셀 데이타(D)의 아핀 변환을 식 W = A * D + B에 따라서 수행하고, 상기 변환하여 얻어진 아핀 변환 데이타(W)를 출력하는 다수개의 연산부와, 상기 다수개의 연산부와 각각 대응되어 있으며, 상기 대응되어 있는 연산부로부터 제공되는 아핀 변환 데이타(W)를 기록하며, 제2제어신호(C2)에 응답하여, 상기 기록하고 있는 아핀 변환 데이타(W)를 출력하는 다수개의 레지스터부와, 상기 다수개의 연산부로부터 제공되는 다수개의 아핀 변환 데이타(W)의 수렴도를 기설정된 계산식에 따라서 판정하고, 상기 판정결과 상기 다수개의 아핀 변환 데이타(W)의 수렴도가 기설정 범위를 벗어나는 경우에 제1제어신호(C1)를 출력하고, 반대인 경우에 제2제어신호(C2)를 출력하는 제어부를 포함하며, 상기 픽셀 데이타(D)는 NX1의 매트릭스 형태이며, 상기 제1변환 계수(A)는 NXN의 매트릭스 형태이고, 상기 제2변환 계수(B)는 NX1의 매트릭스 형태이다.The present invention proposes a fast affine transform device for encoding a fractal image, wherein an affine transform is used to encode a fractal image of a frame divided into pixelblocks of the same size. The device corresponds to each of the above blocks, and sequentially receives pixel data (D) in the corresponding block, and receives a first transform coefficient (A) and a second transform coefficient (B). A plurality of arithmetic units which perform affine transformation of the pixel data D according to a formula W = A * D + B in response to a control signal C1, and output the affine transformation data W obtained by the transformation; The affine transformation data W corresponding to the plurality of arithmetic units, respectively, is recorded, and the affine transformation data W provided from the corresponding arithmetic unit is recorded. Output Convergence degree of the plurality of register parts and the plurality of affine conversion data W provided from the plurality of calculation units is determined according to a predetermined calculation formula, and the convergence degree of the plurality of affine conversion data W is preset according to the determination result. A control unit for outputting a first control signal C1 when out of a range and a second control signal C2 when it is reversed, wherein the pixel data D is in the form of a matrix of NX1. One transform coefficient A is in the form of a matrix of NXN, and the second transform coefficient B is in the form of a matrix of NX1.

Description

프랙탈 영상 부호화를 위한 고속 아핀 변환 장치Fast Affine Transformation Device for Fractal Image Coding

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 프랙탈 영상 부호화를 위한 고속 아핀 변환 장치의 동작을 도시적으로 설명하기 위한 블럭도.2 is a block diagram illustrating the operation of a fast affine transform apparatus for fractal image encoding according to the present invention.

Claims (2)

동일크기의 픽셀블럭(pixelblock)으로 나뉘어진 프레임(Frame)의 프랙탈(Fractal) 영상 부호화를 위한 고속 아핀 변환(Affine Transform)장치에 있어서, 상기 각 블럭과 대응되어 있으며, 상기 대응되어 있는 블럭 내 픽셀 데이타(D)을 순차적으로 입력받고, 제1변환계수(A) 및 제2변환계수(B)를 입력받아, 제1제어신호(C1)에 응답하여, 상기 픽셀 데이타(D)의 아핀 변환을 하기식 W = A * D + B에 따라서 수행하고, 상기 변환으로 얻어진 아핀 변환 데이타(W)를 출력하는 다수개의 연산부와; 상기 다수개의 연산부와 각각 대응되어 있으며, 상기 대응되어 있는 연산부로부터 제공되는 아핀 변환 데이타(W)를 기록하며, 제2제어신호(C2)에 응답하여, 상기 기록하고 있는 아핀 변환 데이타(W)를 출력하는 다수개의 레지스터부와; 클럭신호(CLK)를 입력받으며, 상기 클럭신호(CLK)의 입력횟수를 누산하고, 상기 누산된 클럭신호(CLK) 입력횟수가 기설정치 미만인 경우는 제1제어신호(C1)를 출력하고, 반대로 상기 누산된 클럭신호(CLK) 입력횟수가 기설정치 이상인 경우는 제2제어신호(C2)를 출력하는 제어부를 포함하며, 상기 픽셀 데이타(D)는 NX1의 매트릭스 형태이며, 상기 제1변환 계수(A)는 NXN의 매트릭스 형태이고, 상기 제2변환 계수(B)는 NX1의 매트릭스 형태인 것을 특징으로 하는 프랙탈 영상 부호화를 위한 고속 아핀 변환 장치.A fast affine transform apparatus for encoding a fractal image of a frame divided into pixelblocks of the same size, the pixel corresponding to each of the blocks and corresponding pixels in the block The data D is sequentially input, the first transform coefficient A and the second transform coefficient B are input, and the affine transformation of the pixel data D is performed in response to the first control signal C1. A plurality of calculation units which perform according to the following equation W = A * D + B, and output the affine transformation data W obtained by the transformation; The affine transformation data W corresponding to the plurality of arithmetic units, respectively, is recorded, and the affine transformation data W provided from the corresponding arithmetic unit is recorded, and the affine transformation data W is recorded in response to the second control signal C2. A plurality of register units to output; When the clock signal CLK is input, the input frequency of the clock signal CLK is accumulated, and when the accumulated clock signal CLK input frequency is less than a preset value, the first control signal C1 is output. And a controller for outputting a second control signal C2 when the accumulated clock signal CLK input frequency is greater than or equal to a preset value. The pixel data D is in the form of a matrix of NX1, and the first transform coefficient ( A) is a matrix form of NXN, the second transform coefficient (B) is a fast affine transform apparatus for fractal image coding, characterized in that the matrix form of NX1. 제1항에 있어서, 상기 연산부는, 상기 픽셀 데이타(D), 또는 NX1의 아핀 변환 데이타(W)를 제공받아 선택적으로 출력하되, 상기 픽셀 데이타(D)의 입력을 알려주는 부가정보인 시작신호(S)가 입력되는 경우에는 상기 픽셀 데이타(D)를 출력하는 선택부와; 상기 제1변환계수(A)를 입력받으며, 상기 제1제어신호(C1)에 응답하여, 상기 선택부로부터 제공되는 데이타와 상기 제1변환계수(A)를 승산하고, 상기 승산결과로 얻어진 NX1의 데이타(R)를 출력하는 매트릭스 승산부와; 상기 제2변환계수(B)를 입력받으며, 상기 매트릭스 승산부로부터 제공되는 NX1의 데이타(R)와 상기 제2변환계수(B)를 덧샘하고, 상기 덧샘 결과로 얻어진 아핀 변환 데이타(W)를 상기 선택부 및 상기 대응되는 레지스터부로 출력하는 매트릭스 덧샘부를 포함하는 것을 특징으로 하는 프랙탈 영상 부호화를 위한 고속 아핀 변환 장치.The start signal of claim 1, wherein the operation unit receives the pixel data D or the affine transformation data W of NX1 and selectively outputs the start signal, which is additional information indicating an input of the pixel data D. 3. A selection unit which outputs the pixel data D when (S) is input; NX1 obtained by receiving the first conversion coefficient A, multiplying the first conversion coefficient A by the data provided from the selection unit in response to the first control signal C1, and obtaining the result of the multiplication. A matrix multiplier for outputting data R; The second transformation coefficient (B) is input, the data R of NX1 and the second transformation coefficient (B) provided from the matrix multiplier are added, and the affine transformation data (W) obtained as the result of the addition is added. And a matrix adder for outputting to the selector and the corresponding register. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940039959A 1994-12-30 1994-12-30 High-speed affine transformation apparatus in the fractal encoding KR0170931B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940039959A KR0170931B1 (en) 1994-12-30 1994-12-30 High-speed affine transformation apparatus in the fractal encoding

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940039959A KR0170931B1 (en) 1994-12-30 1994-12-30 High-speed affine transformation apparatus in the fractal encoding

Publications (2)

Publication Number Publication Date
KR960028491A true KR960028491A (en) 1996-07-22
KR0170931B1 KR0170931B1 (en) 1999-03-20

Family

ID=19405893

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940039959A KR0170931B1 (en) 1994-12-30 1994-12-30 High-speed affine transformation apparatus in the fractal encoding

Country Status (1)

Country Link
KR (1) KR0170931B1 (en)

Also Published As

Publication number Publication date
KR0170931B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR960003648B1 (en) Devices and method of dealing picture data
KR880001165A (en) 1-D cosine transform calculation device
US5268853A (en) Orthogonal transformation processor for compressing information
EP0581714A2 (en) Digital image processor for color image compression
KR960009610A (en) How to provide image scaling filters and video scaling
JPH07236143A (en) High-speed digital signal decoding method
KR19990022657A (en) Discrete Cosine Transformation Computation Circuit
JPS622721A (en) Coding and decoding device for picture signal
JPH05260313A (en) Data processing method of discrete cosine transform (dct), dct method, and dct data processing circuit
KR960028491A (en) Fast Affine Transformation Device for Fractal Image Coding
KR960028549A (en) Fast Affine Inverter for Fractal Image Coding
KR930701899A (en) Image data conversion process and device
KR960028492A (en) Fast Affine Transformation Device for Fractal Image Coding
KR950009679B1 (en) Method for correcting blockwise transmitted discrete values
KR960028483A (en) Affine Transformation Device for Fractal Image Coding
JP2960328B2 (en) Apparatus for providing operands to "n + 1" operators located in a systolic architecture
KR960028484A (en) Affine Transformation Device for Fractal Image Coding
JP2790911B2 (en) Orthogonal transform operation unit
KR960036762A (en) Affine Converter for Color Graphics Parallel Processing
KR910008454B1 (en) Transformation circuit
JP3895031B2 (en) Matrix vector multiplier
JP2923527B2 (en) Image data encoding / decompression device
KR940010793A (en) Input data control circuit of motion estimation processing
KR950016342A (en) Two-dimensional inverse discrete cosine transform device
KR960036760A (en) Affine Converter for Color Graphics Parallel Processing

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20111004

Year of fee payment: 14

FPAY Annual fee payment

Payment date: 20121002

Year of fee payment: 15

LAPS Lapse due to unpaid annual fee