KR960027862A - How to improve error of analog / digital converter - Google Patents
How to improve error of analog / digital converter Download PDFInfo
- Publication number
- KR960027862A KR960027862A KR1019940035469A KR19940035469A KR960027862A KR 960027862 A KR960027862 A KR 960027862A KR 1019940035469 A KR1019940035469 A KR 1019940035469A KR 19940035469 A KR19940035469 A KR 19940035469A KR 960027862 A KR960027862 A KR 960027862A
- Authority
- KR
- South Korea
- Prior art keywords
- analog
- digital converter
- sample
- input terminal
- hold circuit
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/124—Sampling or signal conditioning arrangements specially adapted for A/D converters
- H03M1/1245—Details of sampling arrangements or methods
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/18—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging
- H03M1/181—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values
- H03M1/183—Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedback mode, i.e. by determining the range to be selected from one or more previous digital output values the feedback signal controlling the gain of an amplifier or attenuator preceding the analogue/digital converter
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Abstract
본 발명은 아날로그/디지탈 변환기의 오차 개선 방법에 관한 것이다. 본 발명은 아날로그/디지탈 변환기의 입력단에 샘플앤홀드 회로을 부가하고 상기 샘플앤홀드 회로를 통하여 아날로그 신호를 입력하므로써, 아날로그/디지탈 변환기가 변환하는 동안 그 입력단의 신호를 일정하게 유지하는 과정으로 수행되는 것을 특징으로 하여, 아날로그/디지탈 변환기의 출력의 오차를 개선할 수 있는 효과가 있다.The present invention relates to a method for improving the error of an analog / digital converter. The present invention is performed by adding a sample and hold circuit to an input terminal of an analog / digital converter and inputting an analog signal through the sample and hold circuit, thereby maintaining a constant signal at the input terminal during the conversion of the analog / digital converter. It is characterized in that the error of the output of the analog-to-digital converter can be improved.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명이 적용되는 순차근사형 아날로그/디지탈 변환기의 회로도.1 is a circuit diagram of a sequential approximation analog / digital converter to which the present invention is applied.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940035469A KR0138870B1 (en) | 1994-12-21 | 1994-12-21 | Device for reducing the error of a/d converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940035469A KR0138870B1 (en) | 1994-12-21 | 1994-12-21 | Device for reducing the error of a/d converter |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960027862A true KR960027862A (en) | 1996-07-22 |
KR0138870B1 KR0138870B1 (en) | 1998-07-01 |
Family
ID=19402546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940035469A KR0138870B1 (en) | 1994-12-21 | 1994-12-21 | Device for reducing the error of a/d converter |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR0138870B1 (en) |
-
1994
- 1994-12-21 KR KR1019940035469A patent/KR0138870B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR0138870B1 (en) | 1998-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870011759A (en) | Sub-Language Analog / Digital Converters | |
KR890011227A (en) | Digital to Analog Converter | |
KR920017371A (en) | Signal Clamp Circuits for Analog-to-Digital Converters | |
KR900702664A (en) | Digital Correction Circuit and Method for Data Converter | |
KR920013937A (en) | Semiconductor integrated circuit | |
ATE9933T1 (en) | CIRCUIT ARRANGEMENT FOR CORRECTING DISTURBED SAMPLING VALUES IN A PCM TRANSMISSION DEVICE, IN PARTICULAR A DIGITAL AUDIO DISC. | |
KR900017416A (en) | Signal processor | |
KR890005753A (en) | Sampled Analog Electrical Signal Processing Method and Apparatus | |
US4594576A (en) | Circuit arrangement for A/D and/or D/A conversion with nonlinear D/A conversion | |
JPS6471336A (en) | Method and circuit device for improving resolution of digital signal | |
KR960027862A (en) | How to improve error of analog / digital converter | |
JPS57180230A (en) | Analog-to-digital conversion circuit | |
KR890003141A (en) | Digital to Digital Code Converter | |
KR890013936A (en) | Digital Contour Compensator | |
JPS5690623A (en) | Delta modulation code decoder | |
KR920017374A (en) | Analog-to-digital converter | |
JPS6412723A (en) | A/d converter with clamping circuit | |
KR960032905A (en) | Resolution Improvement Method for Analog / Digital Converters Used in Choppers | |
KR890010887A (en) | Compensation circuit of audio pulse | |
KR870008442A (en) | 16-bit high speed A / D converter | |
KR950004724A (en) | Digital / Analog Converters Can Compensate for Output Voltage Errors | |
KR900000857A (en) | Focus control circuit | |
JPS6429024A (en) | Digital peak detector | |
KR880000844A (en) | Comparison circuit between set temperature and indicated temperature in temperature controller | |
JPS5724121A (en) | Accuracy test device for analog-to-digital, digital-to-analog converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20090202 Year of fee payment: 12 |
|
LAPS | Lapse due to unpaid annual fee |