KR900000857A - Focus control circuit - Google Patents

Focus control circuit Download PDF

Info

Publication number
KR900000857A
KR900000857A KR1019890008782A KR890008782A KR900000857A KR 900000857 A KR900000857 A KR 900000857A KR 1019890008782 A KR1019890008782 A KR 1019890008782A KR 890008782 A KR890008782 A KR 890008782A KR 900000857 A KR900000857 A KR 900000857A
Authority
KR
South Korea
Prior art keywords
focus
control circuit
average value
data
signal
Prior art date
Application number
KR1019890008782A
Other languages
Korean (ko)
Other versions
KR0136784B1 (en
Inventor
긴야 아꾸쯔
다께시 사사끼
Original Assignee
오오가 노리오
소니 가부시끼 가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 오오가 노리오, 소니 가부시끼 가이샤 filed Critical 오오가 노리오
Publication of KR900000857A publication Critical patent/KR900000857A/en
Application granted granted Critical
Publication of KR0136784B1 publication Critical patent/KR0136784B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B7/00—Recording or reproducing by optical means, e.g. recording using a thermal beam of optical radiation by modifying optical properties or the physical structure, reproducing using an optical beam at lower power by sensing optical properties; Record carriers therefor
    • G11B7/08—Disposition or mounting of heads or light sources relatively to record carriers
    • G11B7/09—Disposition or mounting of heads or light sources relatively to record carriers with provision for moving the light beam or focus plane for the purpose of maintaining alignment of the light beam relative to the record carrier during transducing operation, e.g. to compensate for surface irregularities of the latter or for track following

Landscapes

  • Moving Of The Head For Recording And Reproducing By Optical Means (AREA)
  • Automatic Focus Adjustment (AREA)
  • Optical Recording Or Reproduction (AREA)

Abstract

내용 없음No content

Description

포커스 제어회로Focus control circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 한 실시예를 도시하는 블록도.1 is a block diagram illustrating one embodiment of the present invention.

제2도는 2FZC 검출 회로의 동작의 설명에 제공된 흐름.2 is a flow diagram provided in the description of the operation of the 2FZC detection circuit.

Claims (1)

포커스 에러신호에 대해서 재생 RF신호가 최적화되도록 포커스 바이어스 신호를 가하는 포커스 제어회로에 있어서, 상기 포커스 에러신호를 디지탈 값인 포커스 에러 데이타로 변환하는 아날로그 디지탈 변환 수단과, 상기 포커스 에러 데이타의 소정기간 동안의 평균값을 산출해서 평균값 데이타를 얻는 평균값 산출 수단을 갖추며 포커스 인입전의 상태로 상기 포커스 에러 데이타 소정기간 동안의 평균값 데이타를 산출하고 이어서 상기 포커스 에러 데이타 상기 평균값 데이타와 동등하게 되는 타이밍으로 포커스 제로 검출신호를 송출토록 한 것을 특징으로 하는 포커스 제어회로.A focus control circuit for applying a focus bias signal to optimize a reproduction RF signal with respect to a focus error signal, the focus control circuit comprising: analog digital conversion means for converting the focus error signal into focus error data that is a digital value; An average value calculating means for calculating the average value to obtain the average value data, and calculating the average value data for the predetermined period of the focus error data in a state before focus entry, and then performing a focus zero detection signal at a timing equal to the focus error data and the average value data. Focus control circuit characterized in that the transmission. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890008782A 1988-06-28 1989-06-26 Control circuit of foucs KR0136784B1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP159839 1988-06-28
JP63159839A JP2733965B2 (en) 1988-06-28 1988-06-28 Focus control circuit and optical disk device

Publications (2)

Publication Number Publication Date
KR900000857A true KR900000857A (en) 1990-01-31
KR0136784B1 KR0136784B1 (en) 1998-04-24

Family

ID=15702367

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890008782A KR0136784B1 (en) 1988-06-28 1989-06-26 Control circuit of foucs

Country Status (2)

Country Link
JP (1) JP2733965B2 (en)
KR (1) KR0136784B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2726010B2 (en) * 1994-11-25 1998-03-11 富士通テン株式会社 Focus servo controller

Also Published As

Publication number Publication date
JPH029020A (en) 1990-01-12
KR0136784B1 (en) 1998-04-24
JP2733965B2 (en) 1998-03-30

Similar Documents

Publication Publication Date Title
KR830008558A (en) Waveform Conversion Circuit
KR920007358A (en) Analog-to-digital conversion systems and methods of converting analog signals to digital signals
KR830007000A (en) Waveform shaping circuit of digital signal processing device
KR830007001A (en) Digital signal processor
KR840002546A (en) Circuit device for information signal conversion
KR830009842A (en) Image data conversion and text code and text pattern converter
KR900008440A (en) Digital signal reproduction circuit
KR840001020A (en) Analog digital conversion circuit
KR920007360A (en) Analog-to-digital conversion systems and methods of converting analog signals to digital signals
KR900000857A (en) Focus control circuit
KR890011192A (en) Digital FM Demodulator
KR910005570A (en) Programmable Subframe PWM Circuit
KR850006802A (en) Data transmission device
KR840000123A (en) Dual Mode Tone Detector Circuit
KR920013383A (en) Digital tape recorder
KR980004129A (en) Optical coupler data detection method
KR900005475A (en) Fault suppression circuit
KR890010879A (en) Coding device and magnetic recording system using it
KR890015602A (en) Magnetic recording device
KR900016857A (en) Clear blue circuit
JPS57123730A (en) Da converting circuit
KR900015474A (en) Digital data expansion method and data expansion circuit
KR870002546A (en) Synchronization Detection Method of Digital Audio Equipment
KR950031653A (en) Frame Buffer Using Analog Delay Element
KR890010677A (en) Monitor control circuit using computer

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090109

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee