KR960026552A - Device isolation oxide film formation method - Google Patents

Device isolation oxide film formation method Download PDF

Info

Publication number
KR960026552A
KR960026552A KR1019940035149A KR19940035149A KR960026552A KR 960026552 A KR960026552 A KR 960026552A KR 1019940035149 A KR1019940035149 A KR 1019940035149A KR 19940035149 A KR19940035149 A KR 19940035149A KR 960026552 A KR960026552 A KR 960026552A
Authority
KR
South Korea
Prior art keywords
oxide film
device isolation
well
photoresist pattern
forming
Prior art date
Application number
KR1019940035149A
Other languages
Korean (ko)
Inventor
황준
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940035149A priority Critical patent/KR960026552A/en
Publication of KR960026552A publication Critical patent/KR960026552A/en

Links

Landscapes

  • Element Separation (AREA)

Abstract

본 발명은 고집적 반도체소자의 소자분리산화막 형성방법에 관한 것으로, 제1감광막패턴을 종래의 감광막패턴 보다 폭을 넓게 형성하고 채널스톱 임플란트를 질화막 통하여 P-WELL 영역으로 주입하고, 상기 제1감광막패턴의 폭보다 조금 넓은 질화막패턴을 마스크로 이용하여 소자분리산화막을 형성함으로 인하여 채널스톱 임플란트 확산영역이 액티브 영역까지 침투되지 않도록 하는 기술이다.The present invention relates to a method for forming a device isolation oxide film of a highly integrated semiconductor device, wherein a first photoresist pattern is formed to be wider than a conventional photoresist pattern, and a channel stop implant is implanted into a P-WELL region through a nitride film, and the first photoresist pattern is formed. It is a technique to prevent the channel stop implant diffusion region from penetrating into the active region by forming a device isolation oxide film using a nitride film pattern which is slightly larger than the width of the film as a mask.

Description

소자분리산화막 형성방법Device isolation oxide film formation method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제6도는 본 발명의 실시예에 의해 반도체소자의 소자분리산화막을 형성하는 단계를 도시한 단면도.6 is a cross-sectional view showing a step of forming a device isolation oxide film of a semiconductor device according to an embodiment of the present invention.

Claims (4)

반도체소자의 소자분리산화막 형성방법에 있어서, P-WELL, N-WELL이 형성된 반도체기판상부에 산화막과 질화막을 적층하는 단계와, P-WELL 상부에 소자분리영역이 노출되는 제1감광막패턴을 형성하는 단계와, N 채널 스톱 임플란트를 노출된 상기 P-WELL로 주입하는 단계와, 노출된 질화막과 산화막을 식각하여 P-WELL 상부에 소자분리마스크용 질화막과 산화막의 패턴을 형성하고, 상기 제1감광막패턴을 제거하는 단계와, N-WELL 상부에 소자분리영역이 노출되는 제2감광막패턴을 형성하는 단계와, 노출된 질화막과 산화막을 식각하여 N-WELL 상부에 소자분리마스크용 질화막과 산화막의 패턴을 형성하고 상기 제2감광막패턴을 제거하는 단계와, 노출된 P-WELL과 N-WELL 상부에 소자분리산화막을 성장시키는 동시에 고, 소자분리산화막 하부에 채널 스톱 임플란트 확산영역을 형성하는 단계와, 남아 있는 질화막과 산화막 패턴을 제거하는 단계를 포함하여 채널 스톱 임플란트 확산영역이 액티브 영역으로 침투되지 않도록 하는 것을 특징으로 하는 소자분리산화막 형성방법.A method of forming a device isolation oxide film of a semiconductor device, comprising: depositing an oxide film and a nitride film on a semiconductor substrate on which P-WELL and N-WELL are formed, and forming a first photoresist pattern on which the device isolation region is exposed on the P-WELL. And implanting an N-channel stop implant into the exposed P-WELL, etching the exposed nitride film and the oxide film to form a pattern of the nitride film and the oxide film for the device isolation mask on the P-WELL. Removing the photoresist pattern, forming a second photoresist pattern on which the device isolation region is exposed on the N-WELL, and etching the exposed nitride film and the oxide film on the N-WELL to form the nitride film and the oxide film for the device isolation mask. Forming a pattern and removing the second photoresist pattern; and growing a device isolation oxide film on the exposed P-WELL and N-WELL and simultaneously spreading a channel stop implant under the device isolation oxide film. Forming reverse and left element isolating oxide film forming method characterized in that a nitride film and an oxide film pattern steps, a channel stop implant region comprises a diffusion of removing not to penetrate into the active region with. 제1항에 있어서, 상기 제1감광막패턴을 형성한 다음, P 채널 스톱 임플란트를 주입하는 것을 포함하는 소자분리산화막 형성방법.The method of claim 1, further comprising forming a first photoresist pattern and then implanting a P-channel stop implant. 제1항에 있어서, 상기 제1감광막패턴을 형성한 다음, 노출되는 질화막은 제1감광막패턴의 폭보다 넓게 형성하는 것을 특징으로 하는 소자분리산화막 형성방법.The method of claim 1, wherein after the first photoresist pattern is formed, the exposed nitride layer is formed to be wider than a width of the first photoresist pattern. 제1항에 있어서, 상기 N 채널 스톱 임플란트를 보론(B)으로 100~150KeV의 에너지로 주입하는 것을 특징으로 하는 소자분리산화막 형성방법.The method of claim 1, wherein the N-channel stop implant is implanted with boron (B) at an energy of 100 to 150 KeV. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940035149A 1994-12-19 1994-12-19 Device isolation oxide film formation method KR960026552A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940035149A KR960026552A (en) 1994-12-19 1994-12-19 Device isolation oxide film formation method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940035149A KR960026552A (en) 1994-12-19 1994-12-19 Device isolation oxide film formation method

Publications (1)

Publication Number Publication Date
KR960026552A true KR960026552A (en) 1996-07-22

Family

ID=66688629

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940035149A KR960026552A (en) 1994-12-19 1994-12-19 Device isolation oxide film formation method

Country Status (1)

Country Link
KR (1) KR960026552A (en)

Similar Documents

Publication Publication Date Title
CA1194612A (en) Process for forming complementary integrated circuit devices
EP0178440B1 (en) Process of making dual well cmos semiconductor structure
US4554726A (en) CMOS Integrated circuit technology utilizing dual implantation of slow and fast diffusing donor ions to form the n-well
KR970077625A (en) Semiconductor device manufacturing method
US5024961A (en) Blanket punchthrough and field-isolation implant for sub-micron N-channel CMOS devices
US5926704A (en) Efficient method for fabricating P-wells and N-wells
KR920022383A (en) CMOS Two-Well Fabrication Method without Steps
KR960043111A (en) Device Separation Method of Semiconductor Device
KR960026552A (en) Device isolation oxide film formation method
JPH0272661A (en) Manufacture of semiconductor device
US6448121B1 (en) High threshold PMOS transistor in a surface-channel process
JP2751853B2 (en) Semiconductor device and manufacturing method thereof
KR950012586A (en) Method for forming well and alignment key of semiconductor device
KR970077496A (en) Method of forming an isolation region of a semiconductor device
JP3057692B2 (en) Method for manufacturing semiconductor device
KR970053418A (en) Semiconductor Device Separation Method
KR950014113B1 (en) Manufacturing method of semiconductor device
KR100198673B1 (en) Semiconductor integrated circuit device
JPH0414864A (en) Manufacture of semiconductor device
KR920017266A (en) CMOS manufacturing method
JPH03227055A (en) Manufacture of semiconductor device
KR960009015A (en) Gate electrode formation method of semiconductor device
KR940016679A (en) Single-Well Formation and Isolation Method for Semiconductor Devices
KR960026554A (en) Semiconductor device manufacturing method
KR970052103A (en) Well Forming Method of Semiconductor Device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination