KR960025053A - Master Arbitration Method of PCI Bus - Google Patents

Master Arbitration Method of PCI Bus Download PDF

Info

Publication number
KR960025053A
KR960025053A KR1019940036075A KR19940036075A KR960025053A KR 960025053 A KR960025053 A KR 960025053A KR 1019940036075 A KR1019940036075 A KR 1019940036075A KR 19940036075 A KR19940036075 A KR 19940036075A KR 960025053 A KR960025053 A KR 960025053A
Authority
KR
South Korea
Prior art keywords
master
bus
pci bus
arbitration method
master arbitration
Prior art date
Application number
KR1019940036075A
Other languages
Korean (ko)
Inventor
최진욱
Original Assignee
이종수
Lg 산전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이종수, Lg 산전 주식회사 filed Critical 이종수
Priority to KR1019940036075A priority Critical patent/KR960025053A/en
Publication of KR960025053A publication Critical patent/KR960025053A/en

Links

Landscapes

  • Bus Control (AREA)

Abstract

본 발명은 피씨아이 버스의 마스터 중재방법에 관한 것으로, 종래 피씨아이 버스의 작용을 통해서는 마스터간이 중재를 1개의 마스터에 관해서만 조정할 수 있도록 되어 있다. 따라서 여러 마스터들이 다양한 일을 할수 없는 문제점이 있었다. 본 발명은 이러한 종래의 문제점을 해결하기 위해 여러개의 마스터들이 버스내에서 정의된 우선도에 따라 버스를 점유할 수 있는 피씨아이 버스의 마스터 중재방법을 창안한 것이다.The present invention relates to a master arbitration method of a PCI bus, and it is possible to control arbitration between one master only with respect to one master through the action of the conventional PCI bus. Therefore, there was a problem that several masters can not do various things. The present invention has devised a master arbitration method of a PCI bus in which several masters can occupy the bus according to the priority defined in the bus in order to solve this conventional problem.

Description

피씨아이 버스의 마스터중재방법Master Arbitration Method of PCI Bus

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명이 적용된 피씨아이 버스 인터페이스의 블럭도, 제3도는 제2도의 동작 흐름도.2 is a block diagram of a PC-I bus interface to which the present invention is applied, and FIG. 3 is an operation flowchart of FIG.

Claims (1)

임의의 마스터로부터 버스사용 요구가 있으면 지금 다른 마스터가 버스를 사용하고 있는지를 판단하는 제1단계와; 판단결과 지금 버스를 사용하고 있는 마스터가 있으면 지금 버스를 사용하고 있는 마스터와 버스사용을 요구한 마스터간의 기설정된 우선순위를 판단하여 그 우선순위대로 버스를 사용할 수 있도록 하는 제2단계로 이루어진 것을 특징으로 하는 피씨아이 버스의 마스터 중재방법.A first step of determining whether another master is using the bus when there is a bus use request from any master; As a result of the determination, if there is a master currently using the bus, the second step is to determine the preset priority between the master who is using the bus and the master who has requested the bus and use the bus according to the priority. Master arbitration method of PCI bus. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940036075A 1994-12-22 1994-12-22 Master Arbitration Method of PCI Bus KR960025053A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940036075A KR960025053A (en) 1994-12-22 1994-12-22 Master Arbitration Method of PCI Bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940036075A KR960025053A (en) 1994-12-22 1994-12-22 Master Arbitration Method of PCI Bus

Publications (1)

Publication Number Publication Date
KR960025053A true KR960025053A (en) 1996-07-20

Family

ID=66769059

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940036075A KR960025053A (en) 1994-12-22 1994-12-22 Master Arbitration Method of PCI Bus

Country Status (1)

Country Link
KR (1) KR960025053A (en)

Similar Documents

Publication Publication Date Title
KR960024830A (en) Device and method for preventing power consumption when bus is not used by central processing unit
KR970059946A (en) Bus priority selector
KR910006856A (en) Microcomputers Dynamically Perform Bus Control Using Address Registers
KR930008641A (en) Interrupt retry attempt reduction device
KR920003181A (en) Information processing unit with DMA function
KR970049695A (en) Asymmetric Bus Arbitration Protocol
KR960025053A (en) Master Arbitration Method of PCI Bus
EP0811924A3 (en) Bus arbitration
KR960025046A (en) Slave Storage Device Access Method and Data Processing System
KR910008592A (en) Delay logic to prevent release of bus ownership of the CPU
KR880008154A (en) Micro computer system and its memory management device
KR940018763A (en) A method and apparatus for improving data transfer efficiency of multiple processors from memory in a data processing device.
GB2303949A (en) Computer system with peripheral control functions integrated into host CPU
KR970066791A (en) How to Improve the Clock Speed of the System Bus in Multiprocessor Systems
KR940015842A (en) System Restriction Method using Terminal Security Level
KR950020198A (en) How to Control System Bus Usage Between Multiple Processors
KR960025070A (en) Bus Arbitration Between Multiple Bus Masters
KR960035297A (en) Interface method between microprocessor and logical operation processor
KR940008489A (en) Multi-bus control method using interrupt method
KR960003097A (en) Pulse size judgment reference value setting method
KR960018929A (en) Bus module for time-sharing backplane bus
KR940003406A (en) Input / Output Device Control Method of Private Exchange
KR960016243A (en) Multichannel SIOP bus arbitration method
KR960023752A (en) How to start a car by fingerprint recognition and password recognition
KR960018926A (en) Bus arbitration method and device between video codec processors

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E601 Decision to refuse application