KR960019887A - Arc fault generator - Google Patents

Arc fault generator Download PDF

Info

Publication number
KR960019887A
KR960019887A KR1019940029059A KR19940029059A KR960019887A KR 960019887 A KR960019887 A KR 960019887A KR 1019940029059 A KR1019940029059 A KR 1019940029059A KR 19940029059 A KR19940029059 A KR 19940029059A KR 960019887 A KR960019887 A KR 960019887A
Authority
KR
South Korea
Prior art keywords
failure
fault
arc
low voltage
generating
Prior art date
Application number
KR1019940029059A
Other languages
Korean (ko)
Other versions
KR0155299B1 (en
Inventor
김일동
박성택
장병태
Original Assignee
이종훈
한국전력공사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이종훈, 한국전력공사 filed Critical 이종훈
Priority to KR1019940029059A priority Critical patent/KR0155299B1/en
Publication of KR960019887A publication Critical patent/KR960019887A/en
Application granted granted Critical
Publication of KR0155299B1 publication Critical patent/KR0155299B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01TSPARK GAPS; OVERVOLTAGE ARRESTERS USING SPARK GAPS; SPARKING PLUGS; CORONA DEVICES; GENERATING IONS TO BE INTRODUCED INTO NON-ENCLOSED GASES
    • H01T15/00Circuits specially adapted for spark gaps, e.g. ignition circuits
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/12Testing dielectric strength or breakdown voltage ; Testing or monitoring effectiveness or level of insulation, e.g. of a cable or of an apparatus, for example using partial discharge measurements; Electrostatic testing

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Combustion & Propulsion (AREA)
  • Testing Relating To Insulation (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)

Abstract

본 발명은 실험실등 저압 조건하에서 고압계통의 이상시 발생하는 아크를 수반하는 고장현상을 일으키는 실험용 고장 발생장치에 관한 것으로 전력설비의 고장현상을 파악하여 원인과 대책을 마련하기 위한 연구 및 교육용 설비이다.The present invention relates to an experimental failure generating device that causes a failure phenomenon involving an arc generated when an abnormality of a high pressure system occurs under low pressure conditions such as a laboratory. .

지금까지는 이러한 현상을 실제 규모인 고전압 하에서 수행해 왔으나 인력, 물자소모, 계통조건 및 실험에 대한 위험부담등으로 다양한 시험이 사실상 곤란하였으며 충분한 시험자료를 얻기 위한 많은 횟수의 시험시도가 어렵고 극히 제한적인 시험만을 수행할 수 밖에 없었다.Until now, this phenomenon has been carried out under high voltage, which is the actual scale, but various tests have been practically difficult due to manpower, material consumption, system conditions, and risks to experiments, and many tests are difficult and extremely limited to obtain sufficient test data. I couldn't help but do it.

따라서 저전압으로 구성된 모의 실험설비가 요구되며 이때 필연적으로 필요한 저전압 전극간에 자연고장 현상과 유사한 아크고장이 다양한 형태로 발생되어야 하는바 본 발명은 저압 시험회로에 아크고장을 임의로 인가시키므로서 고장에 수반된 제반전기 현상의 특성 및 분석에 유용한 연구시험 및 교육용 장치이다.Therefore, a simulation equipment consisting of low voltage is required, and at this time, an arc failure similar to a natural failure phenomenon must be generated between various low voltage electrodes, which is inevitably caused by a failure by arbitrarily applying an arc failure to a low voltage test circuit. It is a research test and educational device useful for the characterization and analysis of general electrical phenomena.

Description

아크 고장 발생장치Arc fault generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명에 따른 아크고장 발생장치의 구성을 개략적으로 나타낸 블록도,1 is a block diagram schematically showing the configuration of the arc fault generating apparatus according to the present invention,

제2도는 제1도에서 고장 및 상 선택부의 상세도,2 is a detailed view of the fault and phase selection unit in FIG.

제3도는 제1도에서 고압발생부 및 고장검출부의 상세도.3 is a detailed view of the high-pressure generating unit and the fault detection unit in FIG.

Claims (2)

실험실 및 저전압회로상에서 요구되는 단락 및 지락고장현상을 발생시키는 장치에 있어서; 시험계통의 회로상에 연결되고 소정의 고장발생 조작신호에 의해 점화되어 아크방전을 일으키는 방전수단과; 상기 시험계통의 주회로상에서 3상단락, 2상단락, 3상지락, 2상지락 및 1상지락의 고장상을 선택하기 위한 고장상 선택수단 및; 상기 방진수단에 의한 상기 아크방전이 이행된 후 사고가 상기 시험계통에 발생된 것을 검출하여 상기 주회로가 차단되게 함과 아울러 상기 주회로의 동작상태가 계측되게 하는 검출 및 계측수단을 포함하는 것을 특징으로 하는 아크 고장 발생 장치.A device for generating short circuits and ground faults required in laboratories and low voltage circuits; Discharge means connected to a circuit of the test system and ignited by a predetermined malfunctioning operation signal to cause arc discharge; Fault phase selection means for selecting fault phases of three-phase short circuit, two-phase short circuit, three-phase ground fault, two-phase ground fault and one-phase ground fault on the main circuit of the test system; And detecting and measuring means for detecting that an accident has occurred in the test system after the arc discharge is performed by the dustproof means to shut off the main circuit and to measure an operation state of the main circuit. Arc failure generating device characterized in that. 제1항에 있어서, 상기 방전수단은 상기 소정의 고장발생 조작신호에 의해 고전압을 발생하는 고압발생수단과, 상기 고압발생수단에 연결되고 그리고 소정의 간격을 두고 서로 대향하는 두개의 제1전극들과, 상기 주회로에 연결되어 저전압이 공급되고 그리고 소정의 간격을 두고 상기 두개의 제1전극들과 교차하도록 서로 대향하는 두개의 제2전극들을 갖는 3개의 아크고장발생회로를 포함하고; 상기 아크방전회로들 각각은 상기 고장상 선택수단을 통하여 3상(A,B,C상)에 각각 하나씩 연결되는 것을 특징으로 하는 아크 고장 발생 장치.2. The apparatus of claim 1, wherein the discharging means comprises a high pressure generating means for generating a high voltage by the predetermined fault generating operation signal, and two first electrodes connected to the high pressure generating means and opposed to each other at a predetermined interval. And three arc failure generating circuits connected to said main circuit, having a low voltage supplied thereon, and having two second electrodes facing each other so as to intersect the two first electrodes at predetermined intervals; Wherein each of the arc discharge circuits is connected to each of three phases (A, B, and C phases) through the fault phase selection means. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940029059A 1994-11-07 1994-11-07 Arc generator KR0155299B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940029059A KR0155299B1 (en) 1994-11-07 1994-11-07 Arc generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940029059A KR0155299B1 (en) 1994-11-07 1994-11-07 Arc generator

Publications (2)

Publication Number Publication Date
KR960019887A true KR960019887A (en) 1996-06-17
KR0155299B1 KR0155299B1 (en) 1998-11-16

Family

ID=19397239

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940029059A KR0155299B1 (en) 1994-11-07 1994-11-07 Arc generator

Country Status (1)

Country Link
KR (1) KR0155299B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100451375B1 (en) * 2002-07-10 2004-10-06 엘지산전 주식회사 Apparatus for generating voltage sag and voltage swell

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102261226B1 (en) * 2020-12-18 2021-06-07 주식회사 스마트파워서플라이 Automatic arc test device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100451375B1 (en) * 2002-07-10 2004-10-06 엘지산전 주식회사 Apparatus for generating voltage sag and voltage swell

Also Published As

Publication number Publication date
KR0155299B1 (en) 1998-11-16

Similar Documents

Publication Publication Date Title
JP2783243B2 (en) Method and apparatus for detecting failure of CMOS integrated circuit
US3617879A (en) Apparatus for automatically indicating whether or not a test joint in a circuit is above or below a predetermined reference potential
US6781381B2 (en) Electric arc synthesis for arc detector testing and method for arc testing
KR960019643A (en) Large integrated circuit with modular probe structure
US7068037B2 (en) Method of diagnosing inverter trouble
JP3430627B2 (en) Insulation monitoring method and apparatus for monitoring the insulation state of a power cable under a live line
KR960019887A (en) Arc fault generator
KR900000708A (en) Inspection method and device for semiconductor device
JPS6255571A (en) Automatic insulating characteristic analyzer
US20030030446A1 (en) Method for providing compensation current and test device using the same
JP2000065890A (en) Lsi test system
JPH06289085A (en) Testing apparatus for electric power circuit
DE59510461D1 (en) Phase-testing
JPH05190637A (en) Test method of semiconductor integrated circuit
RU1772770C (en) Method of group testing of electric circuits for breakthrough occurrence
JPS57189075A (en) Testing device for semiconductor integrated circuit
RU2067779C1 (en) Educating device for electronics
KR101548373B1 (en) Pyro board verification system
JPH0420882A (en) Breakdown-strength testing apparatus for semiconductor device
Zaghloul et al. Pre-breakdown photoelectric monitoring of AC gaps
SU700844A1 (en) Device for automatic checking wiring correctness
SU1571619A1 (en) Device for checking wiring circuits
JPS57161667A (en) Testing device for withstanding voltage
ATE164231T1 (en) TEST DEVICE FOR SELECTIVE DISPLAY OF ELECTRICAL VOLTAGE OR CURRENT CONTINUITY THROUGH AN ELECTRICAL CONDUCTOR
JP2002131355A (en) Method and device of evaluating electrical characteristics for static electricity absorbing element

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070704

Year of fee payment: 10

LAPS Lapse due to unpaid annual fee