KR960016150A - Frequency introduction range measurement circuit in phase locked loop (PLL) circuit - Google Patents

Frequency introduction range measurement circuit in phase locked loop (PLL) circuit Download PDF

Info

Publication number
KR960016150A
KR960016150A KR1019940027960A KR19940027960A KR960016150A KR 960016150 A KR960016150 A KR 960016150A KR 1019940027960 A KR1019940027960 A KR 1019940027960A KR 19940027960 A KR19940027960 A KR 19940027960A KR 960016150 A KR960016150 A KR 960016150A
Authority
KR
South Korea
Prior art keywords
frequency
locked loop
output
introduction range
circuit
Prior art date
Application number
KR1019940027960A
Other languages
Korean (ko)
Other versions
KR0183699B1 (en
Inventor
김석범
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940027960A priority Critical patent/KR0183699B1/en
Publication of KR960016150A publication Critical patent/KR960016150A/en
Application granted granted Critical
Publication of KR0183699B1 publication Critical patent/KR0183699B1/en

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
    • G01R31/2824—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits testing of oscillators or resonators
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)

Abstract

PLL 회로에 있어서 본 발명에 따른 주파수도입범위 측정회로에서는 전압제어발질기의 출력주파수 변화를 감지하여 주파수도입범위의 상한 및 하한을 구함으로써 주파수도입범위를 측정하므로 종래의 계측기를 이용하는데 따른 번거로움을 제거하고, 측정에 소요되는 시간을 단축시킬 수 있다.In the PLL circuit, the frequency induction range measuring circuit according to the present invention measures the frequency induction range by detecting the upper and lower limits of the frequency induction range by detecting a change in the output frequency of the voltage controlled oscillator. Can be eliminated and the time taken for the measurement can be shortened.

Description

위상동기루프(PLL)회로에 있어서 주파수도입범위 측정회로Frequency introduction range measurement circuit in phase locked loop (PLL) circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제2도는 PLL 회로에 있어서 본 발명에 위한 주파수도입범위 측정회로의 일실시예에 따른 블럭도이다,2 is a block diagram according to an embodiment of a frequency introduction range measurement circuit for the present invention in a PLL circuit.

제3도는 제2도에 있어서 대역제한필터의 상세회로도이다.FIG. 3 is a detailed circuit diagram of the band limiting filter in FIG.

Claims (4)

주파수도입범위를 측정하고자 하는 위상동기루프 회로가 접속될 경우 정 혹은 부 스위프 모드의 구형파를 발생시키기 위한 함수발생기; 상기 위상동기루프 회로의 출력신호 중 중간주파수에 해당하는 신호를 제안하여 출력하고, 중간주파수 이외의 신호에 대해서는 상기 위상동기루프 회로의 출력주파수를 추종하는 대역제한필터; 상기 대역제한필터의 출력신호에서 피크값을 검출하여 출력하기 위한 피크검출기; 상기 피크검출기의 출력신호를 소정의 슬라이스 레벨과 비교하여 절환신호를 출력하기 위한 비교기; 및 상기 비교기에서 출력되는 절환신호에 따라서 상기 함수발생기의 출력신호를 상기 위상동기루프 회로로 공급하기 위한 스위치를 포함하는 것을 특징으로 하는 주파수도입범위 측청회로.A function generator for generating a square wave in positive or negative sweep mode when a phase-locked loop circuit for measuring a frequency introduction range is connected; A band limiting filter for proposing and outputting a signal corresponding to an intermediate frequency among the output signals of the phase-locked loop circuit, and following the output frequency of the phase-locked loop circuit for signals other than the intermediate frequency; A peak detector for detecting and outputting a peak value from an output signal of the band limiting filter; A comparator for outputting a switching signal by comparing the output signal of the peak detector with a predetermined slice level; And a switch for supplying the output signal of the function generator to the phase locked loop circuit in accordance with a switching signal output from the comparator. 제1항에 있어서, 상기 함수발생기가 정 스위프 모드의 구형파를 출력하는 경우, 상기 위상동기루프 회로의 출력주파수가 중간주파수에 있다가 변화하는 시점에서 상기 함수발생기의 출력주파수를 상기 주파수도입범위의 하한으로 실정하는 것을 특징으로 하는 주파수도입범위 측정회로.The frequency generator of claim 1, wherein when the function generator outputs a square wave in a positive sweep mode, the output frequency of the function generator is changed to the intermediate frequency when the output frequency of the phase locked loop circuit is changed to an intermediate frequency. Frequency introduction range measurement circuit, characterized in that the lower limit. 제2항에 있어서, 상기 함수발생기가 부 스위프 모드의 구형파를 출력하는 경우, 상기 위상동기루프 회로의 출력주파수가 중간주파수에 있다가 변화하는 시점에서 상기 함수발생기의 출력주파수를 상기 주파수도입범위의 상한으로 설정하는 것을 특징으로 하는 주파수도입범위 측정회로.The frequency generator of claim 2, wherein when the function generator outputs the square wave in the sub-sweep mode, the output frequency of the function generator is changed to the intermediate frequency when the output frequency of the phase locked loop circuit is changed to an intermediate frequency. A frequency introduction range measurement circuit, characterized in that the upper limit is set. 제3항에 있어서, 상기 주파수도입범위 측청회로는 상기 주파수도입범위의 하한과 상기 주파수도입범위의 상한과의 차이를 주파수도입범위로 설정하는 것을 특징으로 하는 주파수도입범위 측정회로.4. The frequency introduction range measurement circuit according to claim 3, wherein the frequency introduction range measurement circuit sets a difference between a lower limit of the frequency introduction range and an upper limit of the frequency introduction range as a frequency introduction range. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940027960A 1994-10-28 1994-10-28 Portable pointer KR0183699B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940027960A KR0183699B1 (en) 1994-10-28 1994-10-28 Portable pointer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940027960A KR0183699B1 (en) 1994-10-28 1994-10-28 Portable pointer

Publications (2)

Publication Number Publication Date
KR960016150A true KR960016150A (en) 1996-05-22
KR0183699B1 KR0183699B1 (en) 1999-04-15

Family

ID=19396376

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940027960A KR0183699B1 (en) 1994-10-28 1994-10-28 Portable pointer

Country Status (1)

Country Link
KR (1) KR0183699B1 (en)

Also Published As

Publication number Publication date
KR0183699B1 (en) 1999-04-15

Similar Documents

Publication Publication Date Title
SE9504165L (en) Normal frequency generator
KR890009067A (en) Frequency Synthesizer with Digital Phase Detector
KR850003644A (en) Frequency detector
KR950022154A (en) Clock signal generation circuit
KR970072708A (en) PLL circuit
US4128811A (en) Frequency indicating circuit
KR980007645A (en) HDTV's universal clock generator
KR970701952A (en) Circuit and method for generating accurate guadrature signals
JPS54130862A (en) Pll anomaly detector circuit
KR890015178A (en) Curing Discriminator
KR900016919A (en) Hardness discrimination device
ATE140111T1 (en) CIRCUIT ARRANGEMENT FOR DETECTING A TELEVISION SIGNAL
US4184122A (en) Digital phase comparison apparatus
KR960016150A (en) Frequency introduction range measurement circuit in phase locked loop (PLL) circuit
KR890007491A (en) Frequency detector for frequency locked loop
RU2001117072A (en) DIAGRAM OF PHASE CONTROL OF FREQUENCY
KR910010881A (en) Pulse Width Detection Circuit and PLL Synthesizer Circuit Using the Same
DE68914027D1 (en) FM intermediate frequency switching.
JPS5648726A (en) Phase locked loop circuit
KR960016124A (en) Unregulated band pass filter device
KR930015358A (en) PLL circuit
JPS52107755A (en) Nonsynchronous state detection circuit of phase synchronous oscillator
KR940002101B1 (en) Alternate current generating system
KR970004321A (en) Detection phase difference signal output circuit of phase synchronization loop circuit
SU1663743A1 (en) Radio pulse generator

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20041129

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee