KR960011693A - TDO output device with boundary scan structure - Google Patents
TDO output device with boundary scan structure Download PDFInfo
- Publication number
- KR960011693A KR960011693A KR1019940023343A KR19940023343A KR960011693A KR 960011693 A KR960011693 A KR 960011693A KR 1019940023343 A KR1019940023343 A KR 1019940023343A KR 19940023343 A KR19940023343 A KR 19940023343A KR 960011693 A KR960011693 A KR 960011693A
- Authority
- KR
- South Korea
- Prior art keywords
- output
- boundary scan
- cells
- register
- tdo
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/022—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in I/O circuitry
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3181—Functional testing
- G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
- G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
- G01R31/318572—Input/Output interfaces
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/025—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in signal lines
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Abstract
본 발명은 IEEE(Institute of Electrical and Electronics Engineers)에서 규정한 바운더리 스캔 구조(Boundary-Scan Architecture)에 관한 것으로서, 멀티플렉서(M1-M4)는 시프트 레지스터(10)에 인가되는 TDI에 따라 바운더리 스캔 입/출력 셀(30-1∼30-3)의 D플립플롭(D31-D33)중의 하나의 출력을 선택하여 출력한다. 이때, D플립플롭(D31-D33)의 출력은 실질적으로 TDO이므로 사용자는 원하는 바운더리 스캔 입/출력 셀(30-1∼30-9)내의 플립플롭(D31-D33)을 지정하여 그 바운더리 스캔 레지스터 이후의 레지스터를 거치지 않고 곧 바로 TDO로 출력시킬 있어 본 발명은 TDO의 출력시간을 절약할 수 있다는 효과가 있다.The present invention relates to a boundary-scan architecture defined by the Institute of Electrical and Electronics Engineers (IEEE), wherein the multiplexers M1-M4 are used for boundary scan input / output according to TDI applied to the shift register 10. One output of the D flip-flops D31-D33 of the output cells 30-1 to 30-3 is selected and output. At this time, since the output of the D flip-flop (D31-D33) is substantially TDO, the user designates the flip-flop (D31-D33) in the desired boundary scan input / output cells 30-1 to 30-9, and the boundary scan register. The present invention has an effect that the output time of the TDO can be saved because the TDO can be immediately output to the TDO without going through a subsequent register.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 따른 바운더리 스캔 구조의 TDO 출력 장치의 블럭도.1 is a block diagram of a TDO output device having a boundary scan structure according to the present invention.
제2도는 본 발명에 따른 바운더리 스캔 구조의 TDO 출력 장치에 이루어지는 바운더리 스캔 입/출력 셀의 회로도.2 is a circuit diagram of a boundary scan input / output cell in a TDO output device having a boundary scan structure according to the present invention.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940023343A KR970006020B1 (en) | 1994-09-15 | 1994-09-15 | Test data output apparatus of boundary scan architecture |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940023343A KR970006020B1 (en) | 1994-09-15 | 1994-09-15 | Test data output apparatus of boundary scan architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960011693A true KR960011693A (en) | 1996-04-20 |
KR970006020B1 KR970006020B1 (en) | 1997-04-23 |
Family
ID=19392844
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940023343A KR970006020B1 (en) | 1994-09-15 | 1994-09-15 | Test data output apparatus of boundary scan architecture |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970006020B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20010045378A (en) * | 1999-11-04 | 2001-06-05 | 이구택 | Oil burner used with gas fuel |
-
1994
- 1994-09-15 KR KR1019940023343A patent/KR970006020B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20010045378A (en) * | 1999-11-04 | 2001-06-05 | 이구택 | Oil burner used with gas fuel |
Also Published As
Publication number | Publication date |
---|---|
KR970006020B1 (en) | 1997-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100448706B1 (en) | System on a chip and test/debug method thereof | |
US5406216A (en) | Technique and method for asynchronous scan design | |
KR880014475A (en) | Semiconductor integrated circuit device | |
US20030056183A1 (en) | Scan test circuit, and semiconductor integrated circuit including the circuit | |
KR880003247A (en) | Semiconductor integrated circuit device | |
KR950012663A (en) | Semiconductor device with boundary scan test circuit | |
JPH0627776B2 (en) | Semiconductor integrated circuit device | |
KR960042088A (en) | Scan test circuit and semiconductor integrated circuit device having same | |
US20030048142A1 (en) | Controllable and testable oscillator apparatus for an integrated circuit | |
KR0181546B1 (en) | Semiconductor integrated circuit with a testable block | |
US6691289B2 (en) | Semiconductor integrated circuit including circuit for selecting embedded tap cores | |
KR960011693A (en) | TDO output device with boundary scan structure | |
KR910001782A (en) | Equalization Circuit for Testing Logic Circuits | |
KR960011692A (en) | TDI input device with boundary scan structure | |
US20080059853A1 (en) | Semiconductor Integrated Circuit | |
JPH07198790A (en) | Semiconductor integrated logic circuit and net list converting system | |
JPH11258304A (en) | Circuit and method for test of system logic | |
KR960024436A (en) | TCK adjuster with boundary scan structure | |
KR100504688B1 (en) | Test circuit for semiconductor chip | |
JP2785506B2 (en) | Scan circuit | |
KR0121942B1 (en) | 2 serial register for boundary scan | |
KR0121943B1 (en) | 3 serial shift register for boundary scan | |
KR100797107B1 (en) | Register scan cell for debugging processor | |
JPS6077518A (en) | Integrated circuit | |
KR960014957A (en) | Test data output device with boundary scan structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
LAPS | Lapse due to unpaid annual fee |