KR960008904B1 - Forming method of silicon oxide film on the semiconductor substrate - Google Patents

Forming method of silicon oxide film on the semiconductor substrate Download PDF

Info

Publication number
KR960008904B1
KR960008904B1 KR1019920025029A KR920025029A KR960008904B1 KR 960008904 B1 KR960008904 B1 KR 960008904B1 KR 1019920025029 A KR1019920025029 A KR 1019920025029A KR 920025029 A KR920025029 A KR 920025029A KR 960008904 B1 KR960008904 B1 KR 960008904B1
Authority
KR
South Korea
Prior art keywords
film
sio
oxide film
gas
semiconductor substrate
Prior art date
Application number
KR1019920025029A
Other languages
Korean (ko)
Other versions
KR940016583A (en
Inventor
유병곤
유종선
남기수
Original Assignee
조백제
한국전기통신공사
양승택
재단법인한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 조백제, 한국전기통신공사, 양승택, 재단법인한국전자통신연구소 filed Critical 조백제
Priority to KR1019920025029A priority Critical patent/KR960008904B1/en
Publication of KR940016583A publication Critical patent/KR940016583A/en
Application granted granted Critical
Publication of KR960008904B1 publication Critical patent/KR960008904B1/en

Links

Abstract

The silicone dioxide film is prepared by introducing a mixed gas of 1-3% trichloroethane or trichloroethylene and oxygen or ozone into the oxidizing furnace for the lost 2-3mins. of oxidation process when the oxide film(2) with a 100nm thickness is formed on a silicone wafer(1) in the quartz tube at 900deg.C, and then accumulating chlorine atoms at the interface of silicone wafer(1) and silicone dioxide film(2). The obtained oxide film has no alkali metal like Na and pin-hole on silicone wafer.

Description

반도체 기판상에 SiO2막의 형성방법.A method of forming a SiO 2 film on a semiconductor substrate.

제1a도와 b도는 종래의 SiO2막의 제조공정과 소자 특성을 설명하기 위한 도면.1a and b are views for explaining the manufacturing process and device characteristics of a conventional SiO 2 film.

제2도는 본 발명의 제조방법에 따라 SiO2막을 제조하는 공정을 보인 도면.2 is a view showing a process for producing a SiO 2 film according to the production method of the present invention.

본 발명은 반도체 기판상에 유전체막을 형성하는 방법에 관한 것으로서, 구체적으로는 염소를 기판과 SiO2막의 계면에 주입되게 하는 유전체막 형성방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of forming a dielectric film on a semiconductor substrate, and more particularly, to a method of forming a dielectric film in which chlorine is injected into an interface between a substrate and a SiO 2 film.

종래의 유전체막 형성기술은 O2가스만을 도입하여 실리콘을 산화시켜 유전체막을 형성하는 건식산화법과, 제1a도와 같이 게더링 효과(gettering effect)를 위하여 실리콘 기판(1)상에 SiO2의 산화막(2)을 형성할때 계속하여 HCl 가스 등을 도입하여 산화막을 형성하는 방법이 이용되고 있다.Conventional dielectric film formation techniques include a dry oxidation method in which a dielectric film is formed by oxidizing silicon by introducing only O 2 gas, and an oxide film of SiO 2 on the silicon substrate 1 for a gettering effect as shown in FIG. ), A method of continuously introducing an HCl gas or the like to form an oxide film is used.

그런데, 이 종래의 기술에 의하면 HCl과 같은 가스를 실리콘 산화막(SiO2)을 생성할때 처음부터 도입시키므로, SiO2막중에 과도하게 염소(chlorine)가 도입되어 SiO2막의 질이 좋지 않아 관홀(pin-hole) 등의 결함이 발생하기도 하고, 또한 나트륨(Na)등의 알칼리 이온이 충분히 제거되지 않고, 혹은 계면준위밀도 충분히 작게되지 않는 등의 문제점이 발생한다.By the way, according to the conventional techniques, because introducing a gas, such as HCl in the first place to produce a silicon oxide film (SiO 2), is excessively introduced into the chlorine (chlorine) to the SiO 2 film does the quality SiO 2 film good gwanhol ( Defects such as pin-holes may occur, and alkali ions such as sodium (Na) may not be sufficiently removed, or the interface level density may not be sufficiently small.

즉, 제1b도와 같이 전류가 활성영역에서 화살표 방향으로 흐를때 SiO2막(2)내의 관홀(3)에 의해 전류의 흐름이 방해되기 때문에 소장의 특성이 저하되는 것이다.That is, as shown in FIG. 1B, when the current flows in the direction of the arrow in the active region, the flow of the current is disturbed by the tube hole 3 in the SiO 2 film 2, so that the characteristics of the small intestine are deteriorated.

본 발명은 이러한 문제점을 해소하기 위해 제안된 것으로 관홀이 발생하지 않는 SiO2막의 형성방법을 제공하는데 그 목적이 있다.The present invention has been proposed to solve this problem, and an object thereof is to provide a method for forming a SiO 2 film in which no hole is generated.

이하, 첨부도면에 의거하여 본 발명의 실시예를 상세히 설명한다.Hereinafter, embodiments of the present invention will be described in detail with reference to the accompanying drawings.

제2도와 같이 실리콘 웨이퍼(Si-wafer)(1)을 석영관 내에 넣어 산화 온도 900℃에서 가열함과 동시에 O2가스를 도입하여 100nm 정도 두께의 산화막(2)을 형성할때, 산화 과정의 마지막 2~3분간 만에만 O2가스에 대한 분율 1~3%정도의 TCA(trichloroethane; C2H3Cl3)를 석영관 내에 도입하면 SiO2/Si의 계면(4)에 염소가 도입되어 실리콘 웨이퍼 표면에 Na 등의 알카리 금속의 혼입과 핀홀(pin-hole)등이 없고 계면준위밀도가 충분히 작게 되는 SiO2막(2)이 된다.As shown in FIG. 2, when the silicon wafer (Si-wafer) 1 is placed in a quartz tube and heated at an oxidation temperature of 900 ° C, an O 2 gas is introduced to form an oxide film 2 having a thickness of about 100 nm. When only TCA (trichloroethane; C 2 H 3 Cl 3 ) with a fraction of 1 to 3% of O 2 gas is introduced into the quartz tube for the last 2 to 3 minutes, chlorine is introduced into the SiO 2 / Si interface (4). It becomes the SiO2 film 2 in which alkali metal, such as Na, and pin-holes do not exist in the silicon wafer surface, and interface density is made small enough.

이렇게 생성된 SiO2막(2)과 Si 기판(1) 계면에는 1012개/cm2정도의 Cl원자가 축적(pile-up)되어 계면준위밀도를 1010개/cm2이하로 감소시키는 작용을 한다.At the interface between the SiO 2 film 2 and the Si substrate 1 thus formed, Cl atoms of about 10 12 atoms / cm 2 are piled up to reduce the interface density to 10 10 atoms / cm 2 or less. do.

TCA 가스 대신에 HCl 가스 또는 TCE(trichloroethylene; C2HCl3)를 사용하여도 같은 효과를 나타내며 O2가스대신에 O3가스를 사용하여도 좋은 효과가 있다.Using HCl gas or TCE (trichloroethylene; C 2 HCl 3 ) instead of TCA gas has the same effect, and O 3 gas can be used instead of O 2 gas.

Claims (1)

실리콘 기판(1)상에 SiO2막(2)을 유전체막으로서 성장시키는 산화공정중에 마지막 3 내지 5분간 O2가스에 대한 분율 1~3% 정도의 TCA(trichloroethane; C2H3Cl3) 또는 TCE(trichloroethylene; C2HCl3)와 O2가스 또는 O3가스의 혼합가스를 산화로에 도입하고 SiO2막(2)을 성장시켜 상기 실리콘 기판(1)과 그 SiO2막(2) 사이의 계면에 Cl가 축적되게 하는 것을 특징으로 하는 반도체 기판상에 SiO2막의 형성방법.During the oxidation process in which the SiO 2 film 2 is grown on the silicon substrate 1 as a dielectric film, trichloroethane (C 2 H 3 Cl 3 ) having a fraction of 1 to 3% to O 2 gas for the last 3 to 5 minutes. Alternatively, a mixed gas of trichlorethylene (C 2 HCl 3 ) and O 2 gas or O 3 gas is introduced into an oxidation furnace, and the SiO 2 film 2 is grown to grow the silicon substrate 1 and the SiO 2 film 2. A method of forming a SiO 2 film on a semiconductor substrate, wherein Cl is accumulated at an interface therebetween.
KR1019920025029A 1992-12-22 1992-12-22 Forming method of silicon oxide film on the semiconductor substrate KR960008904B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920025029A KR960008904B1 (en) 1992-12-22 1992-12-22 Forming method of silicon oxide film on the semiconductor substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920025029A KR960008904B1 (en) 1992-12-22 1992-12-22 Forming method of silicon oxide film on the semiconductor substrate

Publications (2)

Publication Number Publication Date
KR940016583A KR940016583A (en) 1994-07-23
KR960008904B1 true KR960008904B1 (en) 1996-07-05

Family

ID=19346220

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920025029A KR960008904B1 (en) 1992-12-22 1992-12-22 Forming method of silicon oxide film on the semiconductor substrate

Country Status (1)

Country Link
KR (1) KR960008904B1 (en)

Also Published As

Publication number Publication date
KR940016583A (en) 1994-07-23

Similar Documents

Publication Publication Date Title
KR940009597B1 (en) Forming method of gate oxide film
US6281138B1 (en) System and method for forming a uniform thin gate oxide layer
US20010053585A1 (en) Cleaning process for substrate surface
US5132244A (en) Growth-modified thermal oxidation for thin oxides
KR910002433B1 (en) Fabricatiaon of solid device having thin dielectric layers
KR20010102389A (en) A method to fabricate thin insulating films
US5637528A (en) Semiconductor device manufacturing method including dry oxidation
US4626450A (en) Process for producing semiconductor devices
US3692571A (en) Method of reducing the mobile ion contamination in thermally grown silicon dioxide
KR960008904B1 (en) Forming method of silicon oxide film on the semiconductor substrate
JP2005229062A (en) Soi substrate and its manufacturing method
KR960008903B1 (en) Forming method of insulating film on the semiconductor substrate
JPH0574762A (en) Formation of insulating film
KR100389570B1 (en) Method for manufacturing thin gate silicon oxide layer
KR100296135B1 (en) Method for forming oxide layer of semiconductor device
JPH0822991A (en) Manufacture of semiconductor device
JPH08241863A (en) Manufacture of semiconductor substrate
JPH0969526A (en) Production of semiconductor device
KR970009978B1 (en) Forming method of low temperature gate oxide film
US5175129A (en) Method of fabricating a semiconductor structure having an improved polysilicon layer
JPH11283975A (en) Method of forming thin and uniform thickness oxide film at low temperature
JPH07221092A (en) Manufacture of semiconductor device
KR950011989B1 (en) Forming method of gate oxide
KR960009985B1 (en) Manufacturing method of silicon oxide with removed bird's beak in fully recessed local oxidation
JP4023367B2 (en) Semiconductor film forming method and semiconductor film manufacturing method

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090703

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee