KR960008755B1 - Synchronizing signal circuit - Google Patents

Synchronizing signal circuit Download PDF

Info

Publication number
KR960008755B1
KR960008755B1 KR89000492A KR890000492A KR960008755B1 KR 960008755 B1 KR960008755 B1 KR 960008755B1 KR 89000492 A KR89000492 A KR 89000492A KR 890000492 A KR890000492 A KR 890000492A KR 960008755 B1 KR960008755 B1 KR 960008755B1
Authority
KR
South Korea
Prior art keywords
image signal
synchronizing signal
sub
synchronizing
data
Prior art date
Application number
KR89000492A
Other languages
Korean (ko)
Other versions
KR900012078A (en
Inventor
Cha-Keun Jung
Original Assignee
Lg Electronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lg Electronics Inc filed Critical Lg Electronics Inc
Priority to KR89000492A priority Critical patent/KR960008755B1/en
Publication of KR900012078A publication Critical patent/KR900012078A/en
Application granted granted Critical
Publication of KR960008755B1 publication Critical patent/KR960008755B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/445—Receiver circuitry for the reception of television signals according to analogue transmission standards for displaying additional information
    • H04N5/45—Picture in picture, e.g. displaying simultaneously another television channel in a region of the screen
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Studio Circuits (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

The equality circuit is provided to display the stable screen by equalizing the synchronizing signals of the united signal using a memory and a controller, and comprises: a synchronizing signal time difference deciding part(15) which decides asynchronism between a main and a sub synchronizing signal (HA,HV); a delay control part(52) which outputs the control signals(a,b); an image data delay part(53) which delays a sub image signal data(SV) by the amount of asynchronism; a switching controller(54); an image signal switching part(55) which selects the sub image signal data(SV)and the main image signal data(SA).
KR89000492A 1989-01-18 1989-01-18 Synchronizing signal circuit KR960008755B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR89000492A KR960008755B1 (en) 1989-01-18 1989-01-18 Synchronizing signal circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR89000492A KR960008755B1 (en) 1989-01-18 1989-01-18 Synchronizing signal circuit

Publications (2)

Publication Number Publication Date
KR900012078A KR900012078A (en) 1990-08-03
KR960008755B1 true KR960008755B1 (en) 1996-06-29

Family

ID=19283222

Family Applications (1)

Application Number Title Priority Date Filing Date
KR89000492A KR960008755B1 (en) 1989-01-18 1989-01-18 Synchronizing signal circuit

Country Status (1)

Country Link
KR (1) KR960008755B1 (en)

Also Published As

Publication number Publication date
KR900012078A (en) 1990-08-03

Similar Documents

Publication Publication Date Title
AU587019B2 (en) Television synchronizing apparatus
MY113091A (en) Vertical panning for interlaced video
CA2027721A1 (en) Synchronized clock
HK1004051A1 (en) Line deflection system
ES8707834A1 (en) Television receiver having character generator with non-line locked clock oscillator
KR960008755B1 (en) Synchronizing signal circuit
US4975767A (en) NTSC/PAL subcarrier based H-lock with color framing and detection
JPS5452412A (en) Synchronous coupler for television signal
KR0169370B1 (en) Signal process circuit of liquid crystal system for data enable signal priority process
EP0244991A3 (en) Variable delay circuit
TW224558B (en) Synchronous timing generator
JPS5441014A (en) Clock signal generator circuit
JPS5713868A (en) Two-screen television receiver
JPS57204692A (en) Delaying device
JPS57203980A (en) Radar display circuit
TW334549B (en) Method and apparatus for controlling the display of a video image
JPS57173291A (en) Recording and reproducing device for tv signal of pal system
JPS6488583A (en) Image processor
JPS56162561A (en) Access control system for picture information
JPS6085484U (en) Video signal signal-to-noise ratio improvement circuit
JPS6460081A (en) Decoder circuit for high definition television signal
JPS643272B2 (en)
JPS5621489A (en) Video signal transmission and receiving system
JPH03196773A (en) Variable delay circuit for speed modulation
JPS56144677A (en) Multiple-screen television receiver

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20080521

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee