KR960006500A - Timing Integrated Circuits (ICs) - Google Patents
Timing Integrated Circuits (ICs) Download PDFInfo
- Publication number
- KR960006500A KR960006500A KR1019940018274A KR19940018274A KR960006500A KR 960006500 A KR960006500 A KR 960006500A KR 1019940018274 A KR1019940018274 A KR 1019940018274A KR 19940018274 A KR19940018274 A KR 19940018274A KR 960006500 A KR960006500 A KR 960006500A
- Authority
- KR
- South Korea
- Prior art keywords
- horizontal
- counting
- vertical
- predetermined
- signal
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Transforming Light Signals Into Electric Signals (AREA)
Abstract
본 발명은 CCD 카메라에 관한 것으로, 상세하게는 CCD 카메라에 사용되는 타이밍 IC에 관한 것이다.The present invention relates to a CCD camera, and more particularly, to a timing IC used in a CCD camera.
상세하게는, 본 발명에 따른 타이밍 IC는 2개의 카운터와 2개의 조합/순차 회로부와 1개의 게이트부로써, 간단하게 2의 승수배가 아닌 분주 신호를 생성할 수 있으므로, 구성 게이트와 레지스터의 수가 적고, 구동 소비 전력 또한 줄어들어 경제적이며, 회로 자체가 간단한 장점이 있다.Specifically, the timing IC according to the present invention has two counters, two combination / sequential circuit sections, and one gate section, and can generate a divided signal rather than a multiplier of two, so that the number of configuration gates and registers is small. In addition, the driving power consumption is also reduced and economical, and the circuit itself has a simple advantage.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 종래의 타이밍 IC의 내부 블럭도.1 is an internal block diagram of a conventional timing IC.
제2도는 본 발명에 따른 타이밍 IC에 추가되는 회로의 블럭도.2 is a block diagram of a circuit added to a timing IC according to the present invention.
〈도면의 주요부분에 대한 부호의 설명〉<Explanation of symbols for main parts of drawing>
1 : 수평 카운터부 2 : 수직 카운터부1: horizontal counter 2: vertical counter
3 : 수평 조합/순차 회로부 4 : 수직 조합/순차 회로부3: Horizontal combination / sequential circuit part 4: Vertical combination / sequential circuit part
5 : 게이트부5: gate part
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940018274A KR100243363B1 (en) | 1994-07-27 | 1994-07-27 | Timing ic |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019940018274A KR100243363B1 (en) | 1994-07-27 | 1994-07-27 | Timing ic |
Publications (2)
Publication Number | Publication Date |
---|---|
KR960006500A true KR960006500A (en) | 1996-02-23 |
KR100243363B1 KR100243363B1 (en) | 2000-02-01 |
Family
ID=19388996
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019940018274A KR100243363B1 (en) | 1994-07-27 | 1994-07-27 | Timing ic |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR100243363B1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20030037011A (en) * | 2001-11-01 | 2003-05-12 | 주식회사 미토스엠텍 | Amplifier Circuit for Enable to Transform Output Voltage |
-
1994
- 1994-07-27 KR KR1019940018274A patent/KR100243363B1/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20030037011A (en) * | 2001-11-01 | 2003-05-12 | 주식회사 미토스엠텍 | Amplifier Circuit for Enable to Transform Output Voltage |
Also Published As
Publication number | Publication date |
---|---|
KR100243363B1 (en) | 2000-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN107633801B (en) | Display panel and display device | |
KR910010348A (en) | Pixel conversion circuit | |
KR940012021A (en) | Drive circuit of display device | |
CN100397441C (en) | Semiconductor device, display device and signal transmission system | |
US6680751B1 (en) | Timing pulse generating apparatus | |
KR960006500A (en) | Timing Integrated Circuits (ICs) | |
KR100244042B1 (en) | Liquid crystal display device to be random enlarged image to be displayed | |
JP2760670B2 (en) | Integrated circuit for driving display elements | |
JPS6219890A (en) | Display controller | |
KR940017861A (en) | NTS / E Chidive is a light receiver of dual receiver | |
US4484224A (en) | Pulse generating circuit for a television camera using solid state image sensor | |
JPS62149278A (en) | Display data processor | |
KR200169006Y1 (en) | Timing ic of ccd camera | |
JPH09233393A (en) | One-chip solid-state image pickup device | |
JP2977050B2 (en) | Solid-state imaging device and driving method thereof | |
JP3886301B2 (en) | Semiconductor integrated circuit | |
US7126402B2 (en) | Signal generation apparatus for supplying timing signal to solid state device | |
US11431930B2 (en) | Array sensor, method for forming and operating the same | |
SU1072091A1 (en) | Device for displaying information onto television receiver screen | |
JP3043874B2 (en) | Driving device for solid-state imaging device | |
JPH0725826Y2 (en) | Display time-division drive | |
US7324098B1 (en) | Driving circuit for display device | |
JP3675071B2 (en) | Liquid crystal drive device | |
SU1161935A1 (en) | Device for information output to facsimile apparatus | |
SU1647608A1 (en) | Image transformation device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 20111028 Year of fee payment: 13 |
|
LAPS | Lapse due to unpaid annual fee |