KR950025876A - How to form self-aligned contacts - Google Patents

How to form self-aligned contacts Download PDF

Info

Publication number
KR950025876A
KR950025876A KR1019940003890A KR19940003890A KR950025876A KR 950025876 A KR950025876 A KR 950025876A KR 1019940003890 A KR1019940003890 A KR 1019940003890A KR 19940003890 A KR19940003890 A KR 19940003890A KR 950025876 A KR950025876 A KR 950025876A
Authority
KR
South Korea
Prior art keywords
forming
layer
film
insulating
insulating layer
Prior art date
Application number
KR1019940003890A
Other languages
Korean (ko)
Inventor
남종완
권성우
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019940003890A priority Critical patent/KR950025876A/en
Publication of KR950025876A publication Critical patent/KR950025876A/en

Links

Landscapes

  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

본 발명은 반도체 소자 제조 공정중 자기 정렬 콘택 형성 방법에 있어서, 하부전도층(21)이 형성된 웨이퍼 전체구조상부에 제1절연막(22)을 형성하는 단계, 상기 제1절연막(22)상에 제1절연막(22)과 식각선택비가 우수한 물질막(23)을 형성하는 단계, 하부전도층(21) 상에 오버랩되어 상기 물질막(23)이 남도록 물질막(23)의 소정부위를 식각하는 단계, 전체구조 상부에 제2절연막(25)을 형성하는 단계, 전체구조 상부에 자기 정렬 콘택 식각장벽 물질막(26)을 형성하고 상기 제2 및 제1절연막절연막(25,22)을 식각하는 단계, 및 상기 식각장벽물질막(26)을 제거하고 상부전도층물질(27)을 증착하는 단계를 포함하여 이루어지는 것을 특징으로 하는 자기 정렬 콘택 형성방법에 관한 것으로, 자기 정렬 콘택시 층간의 브리지을 방지하고 소자의 액티브 영역을 확보하며 산화막을 이용한 스페이서 공정에 스페이서 식각 손상을 감소시키는 효과가 있다. 그리고 마스크용 산화막을 사용하지 않아도 됨으로 웨이퍼의 토포로지를 낮출 수 있다.The present invention provides a method of forming a self-aligned contact in a semiconductor device manufacturing process, the method comprising: forming a first insulating layer 22 on an entire structure of a wafer on which a lower conductive layer 21 is formed, and forming a first insulating layer 22 on the first insulating layer 22. (1) forming a material film (23) having an excellent etching selectivity with respect to the insulating film (22), and etching a predetermined portion of the material film (23) so that the material film (23) remains on the lower conductive layer (21). Forming a second insulating layer 25 on the entire structure, forming a self-aligned contact etch barrier material layer 26 on the entire structure, and etching the second and first insulating layer insulating layers 25 and 22. And removing the etch barrier material layer 26 and depositing an upper conductive layer material 27, wherein the self-aligned contact forming layer is prevented. Acid to secure the active area of the device A process using a spacer film has the effect of reducing the spacer etching damage. In addition, the topology of the wafer can be reduced by eliminating the need for a mask oxide film.

Description

자기 정렬 콘택 형성 방법How to form self-aligned contacts

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2A도 내지 제2E도는 본 발명의 일실시예에 따른 자기 정렬 콘택 형성 공정도.2A through 2E illustrate a process diagram for forming a self-aligned contact according to an embodiment of the present invention.

Claims (1)

반도체 소자 제공 공정중 자기 정렬 콘택 형성 방법에 있어서, 하부전도층(21)이 형성된 웨이퍼 전체구조상부에 제1절연막(22)을 형성하는 단계, 상기 제1절연막(22)상에 제1절연막(22)과 식각선택비가 우수한 물질막(23)을 형성하는 단계, 하부전도층(21)상에 오버랩 되어 상기 물질막(23)이 남도록 물질막(23)의 소정부위를 식각하는 단계, 전체구조 상부에 제2절연막(25)을 형성하는 단계, 전체구조 상부에 자기 정렬 콘택 식각장벽 물질막(26)을 형성하고 상기 제2 및 제1절연막절연막(25,22)을 식각하는 단계, 및 상기 식각장벽 물질막(26)을 제거하고 상부전도층 물질(27)을 증측하는 단계를 포함하여 이루어지는 것을 특징으로 하는 자기 정렬 콘택 형성방법.A method of forming a self-aligned contact during a semiconductor device providing process, the method comprising: forming a first insulating layer 22 on an entire structure of a wafer on which a lower conductive layer 21 is formed, and forming a first insulating layer on the first insulating layer 22. 22) forming a material film 23 having an excellent etching selectivity, etching a predetermined portion of the material film 23 so that the material film 23 remains while overlapping the lower conductive layer 21; Forming a second insulating film 25 thereon, forming a self-aligned contact etch barrier material film 26 over the entire structure, and etching the second and first insulating film insulating films 25 and 22, and Removing the etch barrier material layer (26) and thickening the upper conductive layer material (27). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940003890A 1994-02-28 1994-02-28 How to form self-aligned contacts KR950025876A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940003890A KR950025876A (en) 1994-02-28 1994-02-28 How to form self-aligned contacts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940003890A KR950025876A (en) 1994-02-28 1994-02-28 How to form self-aligned contacts

Publications (1)

Publication Number Publication Date
KR950025876A true KR950025876A (en) 1995-09-18

Family

ID=66689607

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940003890A KR950025876A (en) 1994-02-28 1994-02-28 How to form self-aligned contacts

Country Status (1)

Country Link
KR (1) KR950025876A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100443345B1 (en) * 1997-12-30 2004-09-18 주식회사 하이닉스반도체 Method for forming self-aligned contact of semiconductor device to remove stress and reduce contact resistance

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100443345B1 (en) * 1997-12-30 2004-09-18 주식회사 하이닉스반도체 Method for forming self-aligned contact of semiconductor device to remove stress and reduce contact resistance

Similar Documents

Publication Publication Date Title
KR0139573B1 (en) Double channel tft and its manufacturing method
KR920003461A (en) Method for forming contact region and manufacturing method of semiconductor device using same
KR950001901A (en) Contact hole manufacturing method
KR960009075A (en) Thin film transistor and its manufacturing method
KR940016687A (en) Semiconductor connecting device and manufacturing method thereof
KR920017236A (en) Self-aligned contact manufacturing method using polysilicon layer
KR950025876A (en) How to form self-aligned contacts
KR100268776B1 (en) A manufacturing method of semiconductor device
KR970072491A (en) Thin film transistor and manufacturing method thereof
KR960006339B1 (en) Fabricating method of semiconductor device
KR960009188A (en) Method for manufacturing charge storage electrode of semiconductor device
KR950021130A (en) Method for manufacturing contact hole of semiconductor device
KR0139576B1 (en) Method of manufacture in semicouductor device
KR950004539A (en) Semiconductor Memory and Manufacturing Method
KR960012324A (en) Gate electrode contact of semiconductor device and manufacturing method thereof
KR960026356A (en) Highly Integrated Semiconductor Device Manufacturing Method
KR970054091A (en) How to Form Charge Storage Electrode
KR950012652A (en) Selective investment ridge semiconductor laser diode and manufacturing method thereof
KR960026835A (en) Capacitor Manufacturing Method of Semiconductor Device
KR950025877A (en) How to Form Butting Contact
KR980005866A (en) Shallow Junction Formation Method of Semiconductor Devices
KR950021790A (en) MOSFET having self-aligned contact and manufacturing method thereof
KR950027952A (en) Semiconductor device connection device and manufacturing method
KR910008831A (en) Semiconductor device and manufacturing method
KR960008418A (en) Capacitor Manufacturing Method of Semiconductor Device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination