KR950021871U - Multiple Synchronous Timing Generation Circuits in Digital Systems - Google Patents

Multiple Synchronous Timing Generation Circuits in Digital Systems

Info

Publication number
KR950021871U
KR950021871U KR2019930031887U KR930031887U KR950021871U KR 950021871 U KR950021871 U KR 950021871U KR 2019930031887 U KR2019930031887 U KR 2019930031887U KR 930031887 U KR930031887 U KR 930031887U KR 950021871 U KR950021871 U KR 950021871U
Authority
KR
South Korea
Prior art keywords
timing generation
generation circuits
digital systems
synchronous timing
multiple synchronous
Prior art date
Application number
KR2019930031887U
Other languages
Korean (ko)
Other versions
KR0125210Y1 (en
Inventor
이재철
Original Assignee
엘지전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지전자주식회사 filed Critical 엘지전자주식회사
Priority to KR2019930031887U priority Critical patent/KR0125210Y1/en
Publication of KR950021871U publication Critical patent/KR950021871U/en
Application granted granted Critical
Publication of KR0125210Y1 publication Critical patent/KR0125210Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0095—Arrangements for synchronising receiver with transmitter with mechanical means

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
KR2019930031887U 1993-12-31 1993-12-31 Circuit for generating multiple synchronization timing in digital system KR0125210Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930031887U KR0125210Y1 (en) 1993-12-31 1993-12-31 Circuit for generating multiple synchronization timing in digital system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930031887U KR0125210Y1 (en) 1993-12-31 1993-12-31 Circuit for generating multiple synchronization timing in digital system

Publications (2)

Publication Number Publication Date
KR950021871U true KR950021871U (en) 1995-07-28
KR0125210Y1 KR0125210Y1 (en) 1998-10-01

Family

ID=19374805

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930031887U KR0125210Y1 (en) 1993-12-31 1993-12-31 Circuit for generating multiple synchronization timing in digital system

Country Status (1)

Country Link
KR (1) KR0125210Y1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100343929B1 (en) * 1999-12-01 2002-07-20 주식회사 하이닉스반도체 Apparatus for monitoring reference clock
KR100342567B1 (en) * 1999-12-30 2002-07-04 윤종용 Optical cross-connect device with transparency

Also Published As

Publication number Publication date
KR0125210Y1 (en) 1998-10-01

Similar Documents

Publication Publication Date Title
DE69221341D1 (en) Multimedia expansion unit
EP0557748A3 (en) Synchronous digital circuit
DE69402342T2 (en) Digital clock generator
DE69333520D1 (en) Synchronous LSI memory arrangement
DE69332333D1 (en) synchronization circuit
DE69229668D1 (en) Synchronous circuit
DE69316157D1 (en) Phase synchronization circuits
DE69429583T2 (en) SYNCHRONIZATION CIRCUIT
DE69120244T2 (en) Synchronization circuit
DE69531913D1 (en) synchronization circuit
DE69130486T2 (en) Synchronous delay line
NO307948B1 (en) Synchronous sharing circuit
KR950021871U (en) Multiple Synchronous Timing Generation Circuits in Digital Systems
DE69432890D1 (en) Clock distribution system for synchronous circuit arrangements
DE69408063T2 (en) Improvements in synchronization circuits
NO931566D0 (en) PHASELAS CIRCUIT FOR REDUCING DIRING IN A DIGITAL MULTIPLEX SYSTEM
KR950007511U (en) Digital system multiple sync clock generator
KR970011503U (en) Network synchronous clock receiving circuit
KR950021781U (en) Single clock generation circuit
KR970047775U (en) Asynchronous Clock Switching Circuit Using PLL
GB2288934B (en) Synchronous data row generating circuit
KR950021876U (en) 64/8KHZ composite clock generation circuit using memory
DE69601205T2 (en) Synchronization circuit
KR950015880U (en) Interface adjustment circuit in systems using multiple state machines
KR950010334U (en) Clock synchronization circuit

Legal Events

Date Code Title Description
N231 Notification of change of applicant
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20010423

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee