KR950015880U - Interface adjustment circuit in systems using multiple state machines - Google Patents

Interface adjustment circuit in systems using multiple state machines

Info

Publication number
KR950015880U
KR950015880U KR2019930023169U KR930023169U KR950015880U KR 950015880 U KR950015880 U KR 950015880U KR 2019930023169 U KR2019930023169 U KR 2019930023169U KR 930023169 U KR930023169 U KR 930023169U KR 950015880 U KR950015880 U KR 950015880U
Authority
KR
South Korea
Prior art keywords
systems
adjustment circuit
state machines
multiple state
interface adjustment
Prior art date
Application number
KR2019930023169U
Other languages
Korean (ko)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to KR2019930023169U priority Critical patent/KR950015880U/en
Publication of KR950015880U publication Critical patent/KR950015880U/en

Links

KR2019930023169U 1993-11-06 1993-11-06 Interface adjustment circuit in systems using multiple state machines KR950015880U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930023169U KR950015880U (en) 1993-11-06 1993-11-06 Interface adjustment circuit in systems using multiple state machines

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930023169U KR950015880U (en) 1993-11-06 1993-11-06 Interface adjustment circuit in systems using multiple state machines

Publications (1)

Publication Number Publication Date
KR950015880U true KR950015880U (en) 1995-06-19

Family

ID=60820637

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930023169U KR950015880U (en) 1993-11-06 1993-11-06 Interface adjustment circuit in systems using multiple state machines

Country Status (1)

Country Link
KR (1) KR950015880U (en)

Similar Documents

Publication Publication Date Title
DE69230905D1 (en) USER MODULES IN TELECOMMUNICATION SYSTEMS
DE69404726D1 (en) Interface circuit
AU1063692A (en) Multiprocessor circuit
IL109798A0 (en) Non-inverter circuit
DE69410836D1 (en) Circuit
GB2276506B (en) Opto-electronic circuits
KR950015880U (en) Interface adjustment circuit in systems using multiple state machines
DE69513047D1 (en) BACKREST
DE69416621T2 (en) DC control circuit in burst data receivers
DE69403661D1 (en) OPTIMIZATION CIRCUIT
DE69311811D1 (en) UPHOLSTERY DEVICE
DE69408063T2 (en) Improvements in synchronization circuits
KR950021732U (en) Standby circuit
KR940023687U (en) Carry delivery circuit
DE69313257D1 (en) circuit
KR920020384U (en) Dividing circuit
ZA947517B (en) Impedance-transparent interface circuit
BR9104384A (en) IMPROVEMENT INTRODUCED IN AN IRRIGATION SET
KR950016023U (en) Arbitrary Circuit Using Centralized Common Bus
BR7102022U (en) ARRANGEMENT INTRODUCED IN MATA-INSECOS
BR7100688U (en) ARRANGEMENT INTRODUCED IN RODIZIO GIRATORIO
KR960025951U (en) RS422 receiving circuit
BR7302063U (en) Improvement in connection
KR960002770U (en) Return Complement Circuit on Monitor Back Raster
KR960038948U (en) Standby circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination