KR950021876U - 64/8KHZ composite clock generation circuit using memory - Google Patents

64/8KHZ composite clock generation circuit using memory

Info

Publication number
KR950021876U
KR950021876U KR2019930030372U KR930030372U KR950021876U KR 950021876 U KR950021876 U KR 950021876U KR 2019930030372 U KR2019930030372 U KR 2019930030372U KR 930030372 U KR930030372 U KR 930030372U KR 950021876 U KR950021876 U KR 950021876U
Authority
KR
South Korea
Prior art keywords
8khz
memory
generation circuit
clock generation
composite clock
Prior art date
Application number
KR2019930030372U
Other languages
Korean (ko)
Other versions
KR0127532Y1 (en
Inventor
손수현
Original Assignee
엘지정보통신주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 엘지정보통신주식회사 filed Critical 엘지정보통신주식회사
Priority to KR2019930030372U priority Critical patent/KR0127532Y1/en
Publication of KR950021876U publication Critical patent/KR950021876U/en
Application granted granted Critical
Publication of KR0127532Y1 publication Critical patent/KR0127532Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
    • H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
    • H04L25/03834—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties using pulse shaping

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
KR2019930030372U 1993-12-29 1993-12-29 64/8khz composit clock generation circuit using memory KR0127532Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019930030372U KR0127532Y1 (en) 1993-12-29 1993-12-29 64/8khz composit clock generation circuit using memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019930030372U KR0127532Y1 (en) 1993-12-29 1993-12-29 64/8khz composit clock generation circuit using memory

Publications (2)

Publication Number Publication Date
KR950021876U true KR950021876U (en) 1995-07-28
KR0127532Y1 KR0127532Y1 (en) 1998-11-02

Family

ID=19373377

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019930030372U KR0127532Y1 (en) 1993-12-29 1993-12-29 64/8khz composit clock generation circuit using memory

Country Status (1)

Country Link
KR (1) KR0127532Y1 (en)

Also Published As

Publication number Publication date
KR0127532Y1 (en) 1998-11-02

Similar Documents

Publication Publication Date Title
DE69322984D1 (en) Clock generator
DE69428306D1 (en) Clock generation circuit with compensated manufacturing fluctuations
DE69031788D1 (en) Clock generation
DE69402342D1 (en) Digital clock generator
DE69330819D1 (en) Synchronous LSI memory arrangement
DE69509267D1 (en) Clock circuit
DE69215945D1 (en) Synchronization clock generator
NO981244D0 (en) Clock selektorsystem
KR950021876U (en) 64/8KHZ composite clock generation circuit using memory
DE69637312D1 (en) Clock signal generator
DE59704195D1 (en) INTEGRATED CLOCK GENERATION CIRCUIT
KR950021781U (en) Single clock generation circuit
KR930016761U (en) Non-redundant clock pulse generation circuit
KR940023672U (en) Clock generator
ITBO910461A1 (en) ELECTRONIC CLOCK
KR920018749U (en) Clock generation circuit
KR930012304U (en) Clock generator
KR950009829U (en) Potential potential generation circuit
KR930022499U (en) Strobe generation circuit
KR930016690U (en) Master clock generation circuit
DE59501881D1 (en) Small electronic watch
KR930020350U (en) TBC circuit lead clock generator
KR950015175U (en) clock
KR950009643U (en) clock
KR950009637U (en) clock

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20030529

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee