KR950021031A - Phase reversal mask and manufacturing method - Google Patents

Phase reversal mask and manufacturing method Download PDF

Info

Publication number
KR950021031A
KR950021031A KR1019930027762A KR930027762A KR950021031A KR 950021031 A KR950021031 A KR 950021031A KR 1019930027762 A KR1019930027762 A KR 1019930027762A KR 930027762 A KR930027762 A KR 930027762A KR 950021031 A KR950021031 A KR 950021031A
Authority
KR
South Korea
Prior art keywords
groove
quartz substrate
chromium
nitride film
pattern
Prior art date
Application number
KR1019930027762A
Other languages
Korean (ko)
Other versions
KR970004480B1 (en
Inventor
함영목
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019930027762A priority Critical patent/KR970004480B1/en
Publication of KR950021031A publication Critical patent/KR950021031A/en
Application granted granted Critical
Publication of KR970004480B1 publication Critical patent/KR970004480B1/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34

Abstract

본 발명은 위상반전마스크 및 그 제조방법에 관한 것으로, 석영기판의 상부를 식각하여 홈을 형성하고 홈의 측벽에 질화막스페이서를 형성한 다음, 전체구조의 상부에 크롬막을 증착한 다음, 홈 내부의 저부에 중착된 크롬막만을 남기고 증착된 크롬막을 제거하여 위상반전마스크를 제조함으로써, 해상력을 높여 소자의 신뢰성을 높이는 기술이다.The present invention relates to a phase reversal mask and a method of manufacturing the same, wherein a groove is formed by etching an upper portion of a quartz substrate, a nitride film spacer is formed on a sidewall of the groove, and then a chromium film is deposited on the entire structure. By removing the deposited chromium film leaving only the chromium film deposited on the bottom, a phase inversion mask is manufactured, thereby increasing the resolution and improving the reliability of the device.

Description

위상반전마스크 및 그 제조방법Phase reversal mask and manufacturing method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도 내지 제6도는 본 발명에 의한 위상반전마스크 및 그 제조공정을 도시한 단면도.1 to 6 are cross-sectional views showing a phase inversion mask and a manufacturing process thereof according to the present invention.

Claims (8)

석영기판의 일정부분이 식각되어 석영기판 상부와 위상반전이 발생하도록 한 다수의 홈을 이격되어 형성되고, 상기 홈의 저부의 중앙에 정렬시켜 크롬패턴이 형성되는 것을 특징으로 하는 위상반전마스크.And a plurality of grooves spaced apart from each other by etching a portion of the quartz substrate to cause phase inversion with the top of the quartz substrate, and a chromium pattern is formed by aligning the center of the bottom of the groove. 제1항에 있어서, 상기 홈은 3,000-4,000Å 정도로 식각하는 것을 특징으로 하는 위상반전마스크.The phase shift mask of claim 1, wherein the grooves are etched at about 3,000 to 4,000 μs. 제1항에 있어서, 상기 위상반전마스크 248nm이항인 Duv 영역의 파장을 이용하여 노광시키는 것을 특징으로 하는 위상반전마스크.The phase shift mask according to claim 1, wherein the phase shift mask is exposed using a wavelength in a Duv region of 248 nm or less. 위상반전마스크의 제조방법에 있어서, 석영기판의 상부에 이빔으로 감광막패턴을 형성하고 상기 감광막패턴을 마스크로하여 습식 또는 건식방법으로 석영기판을 부분식각하여 다수의 홈을 형성하는 공정과, 상기 감광막패턴을 제거한 다음, 상기 홈의 측벽에 질화막스페이서를 형성하는 공정과, 전체구조의 상부에 크롬막을 증착한 후, 감광막을 도포하고 에치백공정으로 홈의 저부에 증착된 크롬막만을 덮을 정도로 감광막을 제거하는 공정과, 노출된 크롬막을 제거하고 상기 질화막스페이서를 습식방법으로 제거하는 공정과, 상기 홈 내부의 감광막을 제거하며 홈 내부에 정렬된 크롬패턴을 형성하는 공정을 포함하는 위상반전마스크 제조방법.A method of manufacturing a phase inversion mask, comprising: forming a photoresist pattern on an upper surface of a quartz substrate with an e-beam and partially etching the quartz substrate by a wet or dry method using the photoresist pattern as a mask to form a plurality of grooves; After removing the pattern, forming a nitride film spacer on the sidewall of the groove, depositing a chromium film on the upper part of the entire structure, applying a photosensitive film and then covering the photosensitive film to cover only the chromium film deposited on the bottom of the groove by an etch back process. Removing the exposed chromium film and removing the nitride film spacer by a wet method; and removing the photosensitive film inside the groove and forming a chromium pattern aligned in the groove. . 제4항에 있어서, 상기 석영기판의 홈 저부면과 상부면의 높이차이로 위상반전이 발생되는 깊이를 갖는 홈을 형성하는 것을 특징으로 하는 위상반전마스크 제조방법.5. The method of claim 4, wherein a groove having a depth at which phase reversal occurs is formed by a height difference between a bottom surface and a top surface of the quartz substrate. 제5항에 있어서, 상기 홈의 깊이는 3,000-4,000Å 정도로 하는 것을 특징으로 하는 위상반전마스크 제조방법.6. The method of claim 5, wherein the depth of the groove is about 3,000 to 4,000 Å. 제4항에 있어서, 상기 질화막스페이서는 석영기판과 식각비가 다른 다결정실리콘 스페이서로 사용할 수 있는 것을 특징으로 하는 위상반전마스크 제조방법.The method of claim 4, wherein the nitride film spacer may be used as a polysilicon spacer having a different etching ratio from that of a quartz substrate. 제4항에 있어서, 상기 크롬패턴의 크기는 질화막스페이서를 형성하는 질화막의 두께로 조정하는 것을 특징으로 하는 위상반전마스크 제조방법.The method of claim 4, wherein the size of the chromium pattern is adjusted to the thickness of the nitride film forming the nitride film spacer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930027762A 1993-12-15 1993-12-15 Phase shift mask nad manufacturing method KR970004480B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930027762A KR970004480B1 (en) 1993-12-15 1993-12-15 Phase shift mask nad manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930027762A KR970004480B1 (en) 1993-12-15 1993-12-15 Phase shift mask nad manufacturing method

Publications (2)

Publication Number Publication Date
KR950021031A true KR950021031A (en) 1995-07-26
KR970004480B1 KR970004480B1 (en) 1997-03-28

Family

ID=19371014

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930027762A KR970004480B1 (en) 1993-12-15 1993-12-15 Phase shift mask nad manufacturing method

Country Status (1)

Country Link
KR (1) KR970004480B1 (en)

Also Published As

Publication number Publication date
KR970004480B1 (en) 1997-03-28

Similar Documents

Publication Publication Date Title
KR970008323A (en) Middle layer lithography
KR0127662B1 (en) Method for fabricating phase shift mask of semiconductor device
KR950021031A (en) Phase reversal mask and manufacturing method
KR960035802A (en) Fine pattern formation method and metal wiring formation method using the same
KR950012151A (en) Pattern formation method using multilayer resist
KR960026297A (en) Manufacturing method of fine pattern of semiconductor device
KR950021030A (en) Phase reversal mask and manufacturing method
KR950012590A (en) Manufacturing method of phase inversion mask
KR930003356A (en) Trench Capacitor Manufacturing Method
KR970076059A (en) How to make a high-resolution mask
KR970067638A (en) Method of forming a contact hole in a semiconductor device
KR980003812A (en) Phase reversal mask and its manufacturing method
KR950021548A (en) Capacitor of Semiconductor Memory Device and Manufacturing Method Thereof
KR970003466A (en) Contact hole formation method of semiconductor device
KR970017952A (en) Alignment Key Forming Method in Manufacturing Step of Solid-State Imaging Device
KR940016516A (en) How to form a fine pattern
KR950012589A (en) Phase reversal mask and manufacturing method
KR950021059A (en) Manufacture of halftone phase inversion mask Manufacture of halftone phase inversion mask Manufacture of halftone phase inversion mask
KR950001918A (en) Gate pattern forming method using nitride film
KR970048995A (en) Micro pattern formation method of semiconductor device
KR970062808A (en) Method of manufacturing phase inversion mask
KR960001884A (en) Fine contact hole formation method
KR970052301A (en) Gate electrode formation method of semiconductor device
KR970054071A (en) Cell Capacitor Formation Method of Semiconductor Device Using Double Spacer
KR900015320A (en) Trench fine pattern formation method

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20090223

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee