KR950010383A - High speed variable code decoder - Google Patents

High speed variable code decoder Download PDF

Info

Publication number
KR950010383A
KR950010383A KR1019930018045A KR930018045A KR950010383A KR 950010383 A KR950010383 A KR 950010383A KR 1019930018045 A KR1019930018045 A KR 1019930018045A KR 930018045 A KR930018045 A KR 930018045A KR 950010383 A KR950010383 A KR 950010383A
Authority
KR
South Korea
Prior art keywords
code
latch
length
output
data
Prior art date
Application number
KR1019930018045A
Other languages
Korean (ko)
Other versions
KR950010426B1 (en
Inventor
최종식
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019930018045A priority Critical patent/KR950010426B1/en
Publication of KR950010383A publication Critical patent/KR950010383A/en
Application granted granted Critical
Publication of KR950010426B1 publication Critical patent/KR950010426B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H03M7/40—Conversion to or from variable length codes, e.g. Shannon-Fano code, Huffman code, Morse code
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

본 발명은 고속가변장 부호복호장치에 관한 것으로, 종래가변장 부호복호기의 속도는 많은 시간을 필요로 하는 문제점이 있었다.The present invention relates to a high speed variable length code decoder, and the speed of the conventional variable length code decoder requires a lot of time.

따라서 종래의 문제점을 해결하기 위하여 본 발명은 두개의 배럴시프터를 이용함에 있어서, 첫번째 배럴시프터의 출력을 래치한 후 두번째 비럴시프터로 입력시키고, 두번째 배럴시프터의 출력을 길이복호기에 복호화하고자하는 코드워드의 길이를 구하여 래치에 저장한후 이 래치값으로 복호를 시작할때 복호시작점인 스타트코드의 길이를 프리세트(PRESET)시킴과 아울러 두번째 배럴시프터의 시프트양을 결정하도록 함으로써 종래에 비해 빠른 복호속도를 높이도록 한 효과가 있다.Therefore, in order to solve the conventional problems, in the present invention, when using two barrel shifters, a code word for latching the output of the first barrel shifter and inputting the second barrel shifter to decode the output of the second barrel shifter to the length decoder is provided. Obtain the length of, store it in the latch, and when starting decoding with this latch value, preset the length of the start code, which is the starting point of decoding, and determine the shift amount of the second barrel shifter. It is effective.

Description

고속가변장 부호복호장치High speed variable code decoder

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2 도는 본 발명의 고속가변장 부호복호장치의 구성도.2 is a block diagram of a fast variable coded decoding apparatus of the present invention.

제 3 도는 본 발명에 대한 동작설명도.3 is an operation explanatory diagram of the present invention.

Claims (2)

입력되는 코드열로부터 스타트(start)코드를 찾아 그때부터 코드데이타를 선입선출메모리(12)에 저장시키는 이니셜라이져(11)와, 상기 선입선출메모리(12)로부터 코드데이타를 읽어와 복호(decoding)가 끝날때까지 유지시키는 제11, 제12래치(14)(13)와, 상기 제11, 제12래치(14)(13)로부터 입력되는 데이타를 선택신호(select1,2)에 따라 일정량만큼 시프트시켜 출력하는 제1, 제2 배럴시프터(15)(17)와, 상기 제 1 배럴시프터(15)에 의해 출력된 데이타를 래치하는 제13래치(16)와, 상기 제 2 배럴시프터(17)를 통해 입력된 코드워드를 복호화하여 실제데이타로 변환시키는 복호기(19)와, 상기 제 2 배럴시프터(17)를 통해 출력하는 코드워드의 코드길이를 알아내는 길이복호기(18)와, 제14래치(21)를 통한 길이복호기(18)의 코드길이를 누적하는 가산기(22)와, 이 가산기(22)를 통해 가산된 값을 제1래치(14)의 비트수로 나머지 연산을 행하는 나머지계산부(25)와, 이 나머지계산부(25)에서 출력된 나머지출력을 저장하는 제15래치(20)와, 상기 선입선출메모리(12)의 리드(read)와 제11, 제12래치(14)(13)의 래치인에이블신호를 만드는 선입선출메모리리드콘트롤부(23)와, 상기 이니셜라이져(11)에서 찾아낸 스타트코드의 길이를 저장하는 제16래치(24)로 구성된 고속가변장 부호복호장치.The starter 11 finds a start code from an input code string and stores code data in the first-in first-out memory 12 from that time, and reads and decodes the code data from the first-in first-out memory 12. Shifts the data input from the eleventh and twelfth latches 14 and 13 and the data input from the eleventh and twelfth latches 14 and 13 by a predetermined amount in accordance with the selection signals select1 and 2 until the end of the cycle. First and second barrel shifters 15 and 17 outputting the first and second barrel shifters 15 and 17, a thirteenth latch 16 latching data output by the first barrel shifter 15, and the second barrel shifter 17. A decoder 19 for decoding the codeword inputted through the second data into actual data, a length decoder 18 for finding the code length of the codeword output through the second barrel shifter 17, and a 14th latch. The adder 22 which accumulates the code length of the length decoder 18 through 21, and adds through this adder 22 A remaining calculation unit 25 for performing the remaining operation on the number of bits of the first latch 14, the 15th latch 20 for storing the remaining output output from the remaining calculation unit 25, and the first input; A first-in-first-out memory lead control section 23 for generating a read of the first memory 12 and a latch enable signal of the eleventh and twelfth latches 14 and 13, and the start found by the initializer 11; A high speed variable length code decoding device comprising a sixteenth latch (24) for storing a length of a code. 제 1 항에 있어서, 가산기(22)는 제14래치(21)의 출력을 매 클력마다 누적하여 그 누적된 값으로 제 1 배럴시프터(15)의 시프트양을 결정하도록 함을 특징으로 하는 고속가변장 부호복호장치.2. The high speed variable length as claimed in claim 1, wherein the adder (22) accumulates the output of the fourteenth latch (21) for each force and determines the shift amount of the first barrel shifter (15) by the accumulated value. Code decoding device. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930018045A 1993-09-08 1993-09-08 Express vlc KR950010426B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930018045A KR950010426B1 (en) 1993-09-08 1993-09-08 Express vlc

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930018045A KR950010426B1 (en) 1993-09-08 1993-09-08 Express vlc

Publications (2)

Publication Number Publication Date
KR950010383A true KR950010383A (en) 1995-04-28
KR950010426B1 KR950010426B1 (en) 1995-09-16

Family

ID=19363154

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930018045A KR950010426B1 (en) 1993-09-08 1993-09-08 Express vlc

Country Status (1)

Country Link
KR (1) KR950010426B1 (en)

Also Published As

Publication number Publication date
KR950010426B1 (en) 1995-09-16

Similar Documents

Publication Publication Date Title
KR950016368A (en) High speed variable length decoding device
US5623262A (en) Multi-word variable length encoding and decoding
KR0178201B1 (en) Variable length decoding apparatus
KR940008494A (en) Variable-length code decoder
KR960012741A (en) Apparatus and method for encoding and decoding data
KR960024911A (en) Differential Pulse Code Modulator with Data Format Converter
KR970025145A (en) High speed variable length decoding device
KR950024069A (en) Variable length code decoding device
KR960036749A (en) Variable-length decoding device
KR900701101A (en) Variable-length encoded data decoding device
KR970057910A (en) Digital information coding apparatus, digital information decoding apparatus, digital information coding and decoding apparatus, digital information coding method, and digital information decoding method
KR960003452B1 (en) Vlc
KR970032144A (en) High speed variable length decoder
KR950010383A (en) High speed variable code decoder
KR960036748A (en) Variable-length decoding device
JP2008514095A (en) Programmable data processor for variable length encoder / decoder
KR960020018A (en) Variable length decoding device
KR100279583B1 (en) Variable-length code decoder
KR0164097B1 (en) Apparatus and method for parallel input/serial output
KR950002251A (en) Variable length code decoding device
KR0125126B1 (en) High-speed apparatus for decoding variable length code
KR960033140A (en) Circuit for zero-run deblurring RUN / LEVEL set and zero-run deblurring method
KR0125125B1 (en) High-speed apparatus for decoding variable length code
KR970057882A (en) Fixed Length Code Bit Packing Device Using Barrel Shifter
KR960003417A (en) Variable length decoding circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070816

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee