KR950010359A - Two serial signal input anti-collision circuit - Google Patents
Two serial signal input anti-collision circuit Download PDFInfo
- Publication number
- KR950010359A KR950010359A KR1019930019136A KR930019136A KR950010359A KR 950010359 A KR950010359 A KR 950010359A KR 1019930019136 A KR1019930019136 A KR 1019930019136A KR 930019136 A KR930019136 A KR 930019136A KR 950010359 A KR950010359 A KR 950010359A
- Authority
- KR
- South Korea
- Prior art keywords
- input
- transistor
- signal input
- input signal
- serial
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
Landscapes
- Electronic Switches (AREA)
Abstract
본 발명은 두 직렬력을 하나의 출력단에서 수신하여 처리하는 것에 관한 것으로서, 두 직렬 입력중 하나의 입력에 우선 순위를 주어 타 입력에 관계없이 출력단으로 우선적으로 선택되어 수신될 수 있도록 하는 두 직렬 입력 충돌 방지회로에 관한 것이다.The present invention relates to receiving and processing two serial forces at one output stage, wherein two serial inputs are given priority to one of the two serial inputs so that they can be preferentially selected and received at the output stage regardless of the other inputs. It relates to a collision avoidance circuit.
종래에는 다수의 입력신호에 따라 후단의 구동을 제어하는 마이콤이나 제어수단에 입력되는 다수의 입력신호중 임의의 입력신호를 우선적으로 선택하여 처리하는 구성이 없었다.Conventionally, there is no configuration for preferentially selecting and processing any input signal among a plurality of input signals input to a microcomputer or a control means for controlling the driving of the rear stage according to a plurality of input signals.
따라서 본 발명은 이를 개선하기 위하여 제1도에서와 같이 입력단(TX2)을 통한 입력신호에 의해 구동하는 트랜지스터(Q1)(Q3)를 구성하고 입력단(TX1)의 입력신호에 의해 상기 트랜지스터(Q1)(Q3)가 구동이 정지하고 트랜지서터(Q2)만이 구동되도록 구성한 것이다.Thus, the present invention is said by the input signal of the transistor (Q 1) (TX 1) (Q 3) the configuration and input driven by an input signal through the input terminal (TX 2), as shown in FIG. 1 in order to improve this, The transistor Q 1 and Q 3 are configured such that the driving stops and only the transistor Q 2 is driven.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제1도는 본 발명 두 직렬 신호 입력 충돌 방지회로를 나타낸 회로.1 is a circuit diagram illustrating two serial signal input collision avoidance circuits of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
TX1, TX2: 입력단 RX : 출력단TX 1 , TX 2 : Input stage RX: Output stage
R1∼R7: 저항(Resistance), Q1∼Q3: 트랜지스터(Transistor)R 1 to R 7 : Resistance, Q 1 to Q 3 : Transistor
D : 다이오드(Diode) C : 콘덴서(Condenser)D: Diode C: Condenser
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930019136A KR960001537B1 (en) | 1993-09-21 | 1993-09-21 | Contact-breaking circuit of inputting two direct signals |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019930019136A KR960001537B1 (en) | 1993-09-21 | 1993-09-21 | Contact-breaking circuit of inputting two direct signals |
Publications (2)
Publication Number | Publication Date |
---|---|
KR950010359A true KR950010359A (en) | 1995-04-28 |
KR960001537B1 KR960001537B1 (en) | 1996-02-01 |
Family
ID=19364102
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019930019136A KR960001537B1 (en) | 1993-09-21 | 1993-09-21 | Contact-breaking circuit of inputting two direct signals |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR960001537B1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8893863B2 (en) * | 2007-08-22 | 2014-11-25 | Tech M3, Inc. | Reduction of particulate emissions from vehicle braking systems |
KR100884620B1 (en) * | 2007-05-02 | 2009-02-23 | 충북대학교 산학협력단 | A Signal collision prevention circuit |
-
1993
- 1993-09-21 KR KR1019930019136A patent/KR960001537B1/en not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
KR960001537B1 (en) | 1996-02-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5539778A (en) | Reception comparator | |
US4785203A (en) | Buffer circuit having decreased current consumption | |
CA1257342A (en) | Integrated logic circuit incorporating a module which generates a control signal that cancels switching noise | |
KR950023885A (en) | A voltage selector that receives a plurality of inputs and selectively outputs one of them | |
US5059830A (en) | Integrated circuit using bus driver having reduced area | |
KR960042413A (en) | Data processing system | |
KR950010359A (en) | Two serial signal input anti-collision circuit | |
US4868423A (en) | Current mode logic gate | |
US5066871A (en) | Maximum swing cascode circuit for a bipolar charge pump | |
EP0487216B1 (en) | Input buffer with noise filter | |
EP0102675B1 (en) | Transistor-transistor logic circuit with hysteresis | |
KR860001643A (en) | Phase change circuit | |
EP0427084B1 (en) | Maximum swing cascode circuit for a bipolar charge pump | |
KR910010874A (en) | Output circuit | |
EP0156477A1 (en) | A gate circuit for use in a microcomputer system | |
KR890016621A (en) | Semiconductor integrated circuit | |
SU1649651A1 (en) | Electronic switch | |
US5324997A (en) | Delayed negative feedback circuit | |
JPH06125263A (en) | High-speed amplitude-limited push-pull driver | |
KR920004811Y1 (en) | Compensation circuit of muti-external input signal | |
EP0408124A2 (en) | Circuit for protection against negative overvoltages across the power supply of an integrated circuit comprising a power device with related control circuit | |
KR920019074A (en) | Monostable Multivibration Circuit | |
KR930003115A (en) | VISS Malfunction Prevention Circuit | |
KR900004798Y1 (en) | Multi signal switching circuits | |
JPS61251324A (en) | Proximity switch device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
G160 | Decision to publish patent application | ||
E701 | Decision to grant or registration of patent right | ||
GRNT | Written decision to grant | ||
FPAY | Annual fee payment |
Payment date: 19990201 Year of fee payment: 4 |
|
LAPS | Lapse due to unpaid annual fee |