KR950010326A - Control method of multi-stage speed operation of inverter - Google Patents

Control method of multi-stage speed operation of inverter Download PDF

Info

Publication number
KR950010326A
KR950010326A KR1019930019518A KR930019518A KR950010326A KR 950010326 A KR950010326 A KR 950010326A KR 1019930019518 A KR1019930019518 A KR 1019930019518A KR 930019518 A KR930019518 A KR 930019518A KR 950010326 A KR950010326 A KR 950010326A
Authority
KR
South Korea
Prior art keywords
inverter
frequency
speed operation
path
frequencies
Prior art date
Application number
KR1019930019518A
Other languages
Korean (ko)
Other versions
KR960014096B1 (en
Inventor
이진영
Original Assignee
이희종
금성산전 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이희종, 금성산전 주식회사 filed Critical 이희종
Priority to KR1019930019518A priority Critical patent/KR960014096B1/en
Publication of KR950010326A publication Critical patent/KR950010326A/en
Application granted granted Critical
Publication of KR960014096B1 publication Critical patent/KR960014096B1/en

Links

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
    • H02P7/00—Arrangements for regulating or controlling the speed or torque of electric DC motors

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)
  • Control Of Ac Motors In General (AREA)

Abstract

본 발명은 인버터의 다단속도 운전제어방법에 관한 것으로, 제어신호 P1, P2, P3를 조합하여 7가지의 경로를 만들고, 각각의 경로마다 인버터 오퍼레이팅 시스템 프로그램(operating System Program)에 의해 8가지 주파수를 설정함으로써, 주파수를 다변화하고, 상기 각 경로단 서정된 8가지 주파수 각각에 대해 다른 주파수로의 변경을 위한 주파수 천이 시간과 주파수 연속 운전시간을 설정함으로써 다른 주파수로의 변환이 용이하며 인버터 자체에서 다단속도, 즉, 여러 주파수로 운전하는 데이타를 가지고 예정된 스케줄로 운전하게 함으로써 주파수 변경시마다 외부 지령을 줄 필요가 없으므로 이를 사용하는 시스템의 자동화에 매우 유리하다.The present invention relates to a multi-stage speed operation control method of an inverter. The control signals P1, P2, and P3 are combined to form seven paths, and each path is divided into eight frequencies by an inverter operating system program. By varying the frequency, the frequency transition time and the frequency continuous operation time for changing to different frequencies are set for each of the eight frequencies specified in each path step, so that the conversion to other frequencies is easy and the inverter itself is multi-stage. It is very advantageous for the automation of the system using the speed, that is, it is not necessary to give an external command for each frequency change by operating the data on the scheduled schedule.

Description

인버터의 다단속도 운전 제어방법Control method of multi-stage speed operation of inverter

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제5도는 본 발명에 의한 인버터 결선도.5 is an inverter connection diagram according to the present invention.

제6도는 본 발명에 의한 인버터 제어방법을 도시한 흐름도.6 is a flowchart illustrating an inverter control method according to the present invention.

제7도는 본 발명에 의한 인버터 제어신호의 입출력을 도시한 블럭도.7 is a block diagram showing the input and output of the inverter control signal according to the present invention.

제8도는 본 발명에 의한 인버터 제어신호에 따른 주파수 변화를 도시한 그래프.8 is a graph showing a frequency change according to the inverter control signal according to the present invention.

Claims (2)

인버터에 인가되는 제어신호(P1,P2,∼Pn)를 조합하여 2n이하의 경로(WAY1-WAY(2n))와, 각 경로에 대한 출력주파수, 주파수 천이시간, 주파수 연속운전 시간을 설정하는 제1과정(S11)과, 인버터에 인가되는 제어신호(P1,P2,P∼Pn)의 상태를 검사하고, 그에따라 출력시킬 경로를 선택하여, 선택된 경로의 출력주파수, 주파수 천이 시간 및 주파수 연속 운전시간에 의해 다단속도 운전을 하는 제2과정(S12,S13)으로 이루어지는 것을 특징으로 하는 인버터의 다단 속도 운전 제어방법.Combination of control signals P1, P2, and Pn applied to the inverter sets the path (WAY1-WAY (2 n )) of 2 n or less, the output frequency, frequency transition time, and frequency continuous operation time for each path. The first process S11 and the state of the control signals P1, P2, P to Pn applied to the inverter are examined, and the path to be output is selected accordingly, and the output frequency, frequency transition time and frequency of the selected path are selected. The multi-stage speed operation control method of the inverter, characterized in that the second step (S12, S13) for the multi-stage speed operation by the continuous operation time. 제1항에 있어서, 상기 현재 선택된 경로에 의한 다단속도운전이 종료되면, 다시 제2과정(S12,S13)을 반복하여 다단속도 운전을 하는 것을 특징으로 하는 인버터의 다단속도 운전 제어방법.The method of claim 1, wherein the multi-speed operation is repeated by repeating the second process (S12, S13) when the multi-speed operation by the currently selected path ends. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930019518A 1993-09-23 1993-09-23 Multi-level speed control method of inverter KR960014096B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930019518A KR960014096B1 (en) 1993-09-23 1993-09-23 Multi-level speed control method of inverter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930019518A KR960014096B1 (en) 1993-09-23 1993-09-23 Multi-level speed control method of inverter

Publications (2)

Publication Number Publication Date
KR950010326A true KR950010326A (en) 1995-04-28
KR960014096B1 KR960014096B1 (en) 1996-10-12

Family

ID=19364440

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930019518A KR960014096B1 (en) 1993-09-23 1993-09-23 Multi-level speed control method of inverter

Country Status (1)

Country Link
KR (1) KR960014096B1 (en)

Also Published As

Publication number Publication date
KR960014096B1 (en) 1996-10-12

Similar Documents

Publication Publication Date Title
DE60139121D1 (en) SENDING AND RECEIVING SYSTEMS AND RELATED METHODS FOR SERIAL HIGH-SPEED DATA
KR870005279A (en) Controller
SE9301000D0 (en) SETTING AND DEVICE FOR FAST CHANGE OF A FUNCTIONALITY IN A TELECOMMUNICATION SYSTEM
KR960008489A (en) L.C.D control signal output circuit when data enable signal is input
KR910008964A (en) Frequency division circuits where the division ratio can be changed
KR940006348A (en) D / A Inverter and A / D Inverter
KR950010326A (en) Control method of multi-stage speed operation of inverter
GB1495838A (en) Synchronous shift register
KR870009285A (en) Modulo-2 adder for logic-connecting three input signals
DE69319910D1 (en) Input / output interface circuit for analog and digital signals
US5945882A (en) Synchronizing method of distributed reference oscillation systems and reference oscillation generation apparatus
KR950015987A (en) Clock signal selection method and circuit
EP0384595A3 (en) Digital phase shifter
KR860008502A (en) Detect signal stretcher
KR960006272A (en) Primary / dependent flip-flop
US20050198595A1 (en) State machine optimization system
RU2020555C1 (en) Multifunctional logic module
SU1621145A1 (en) Device for shaping pulse train
KR920001532Y1 (en) Control circuit of channel output
KR970019031A (en) Phase Shift Circuit with Selectable Phase Delay
SU1615744A2 (en) Digital linear interpolator
KR970004648A (en) Clock signal selection output circuit
KR970013694A (en) Clock generator
KR970031351A (en) Division Circuit with 50 Percent Duty Output
JPH03227111A (en) Driver output circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20120919

Year of fee payment: 17

EXPY Expiration of term