KR950004971B1 - Cleaning method of semiconductor device - Google Patents

Cleaning method of semiconductor device Download PDF

Info

Publication number
KR950004971B1
KR950004971B1 KR1019920018473A KR920018473A KR950004971B1 KR 950004971 B1 KR950004971 B1 KR 950004971B1 KR 1019920018473 A KR1019920018473 A KR 1019920018473A KR 920018473 A KR920018473 A KR 920018473A KR 950004971 B1 KR950004971 B1 KR 950004971B1
Authority
KR
South Korea
Prior art keywords
plasma
etching
residue
dry
cleaning
Prior art date
Application number
KR1019920018473A
Other languages
Korean (ko)
Other versions
KR940009758A (en
Inventor
김재정
Original Assignee
금성일렉트론주식회사
문정환
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 금성일렉트론주식회사, 문정환 filed Critical 금성일렉트론주식회사
Priority to KR1019920018473A priority Critical patent/KR950004971B1/en
Publication of KR940009758A publication Critical patent/KR940009758A/en
Application granted granted Critical
Publication of KR950004971B1 publication Critical patent/KR950004971B1/en

Links

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/26Processing photosensitive materials; Apparatus therefor

Abstract

The method includes the steps of etching the oxide film on the silicon substrate to expose the silicon substrate, and etching the substrate to an etching depth of 30-200 angstrom by using the mixed gases of CHF series gas and O2 plasma gas, i.e. CF4/O2 plasma or HBr/Cl2 plasma gases thereby removing the residuals by a two-step cleaning process to improve the thermal oxidation of the wafer and reduce the junction leakage.

Description

산화막 건식 식각후 잔류물 제거방법How to remove residue after dry oxide etching

제1도는 일반적인 산화막 오버에치후 잔류물 스펙트라 특성도.1 is a residue spectra characteristic diagram after general oxide overetch.

제2도는 본 발명에 따른 건식 크리닝후의 잔류물 스펙트라 특성도.2 is a residue spectra characteristic diagram after dry cleaning according to the present invention.

제3도는 본 발명에 따른 건식+습식 크리닝후의 잔류물 스펙트라 특성도.3 is a residue spectra characteristic diagram after dry + wet cleaning according to the present invention.

제4도는 본 발명에 따른 소수 캐리어 라이프 타임 특성도.4 is a minority carrier lifetime characteristic diagram in accordance with the present invention.

본 발명은 반도체 소자 제조공정중 크리닝(Cleaning) 방법에 관한 것으로 특히 실리콘 기판이 노출되는 산화막 건시 식가후 잔류물 제거에 적당하도록 한 2단계 크리닝 방법에 관한 것이다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a cleaning method during a semiconductor device manufacturing process, and more particularly, to a two-step cleaning method that is suitable for removing residues after dry cleaning when an oxide film is exposed to a silicon substrate.

일반적으로 반도체 제조공정중 산화막 식각은 전기적 콘택(Electrical Contact) 형성을 위한 실리콘 기판 노출시에 사용되고 있고 노출된 실리콘 표면의 산화막을 더욱 완벽하게 하기 위하여 오버에치(over etch)공정이 흔히 수반된다.In general, oxide etching in a semiconductor manufacturing process is used at the time of exposing a silicon substrate for forming an electrical contact, and an overetch process is often accompanied to more perfect the oxide film on the exposed silicon surface.

이러한 산화막 식각에 사용되는 에칭 케미칼(Etching Chemical)은 불활성 카본(Fluoro Carbon)계열로서 플라즈마(Plasma) 상태이다.Etching chemicals used for etching the oxide film are inert carbon (Pluoro Carbon) -based plasma (Plasma) state.

따라서, 에칭 케미칼 및 반응기구(mechanism)에 의해 노출된 실리콘 표면에는 불화성 카본 폴리머(Polymer)가 잔류되고 실리콘 기판은 데미지(demage)를 입게 된다. 이와 같은 산화막 식각 잔류물은 그 후 공정에서의 열산화막 형성 공정을 저지하고 정션 리키지(Junction Leakage)를 증가시켜 소자 특성에 악영향을 미치고 있다. 이와 같은 산화막 식각 잔류물을 제거하기 위해 잔류물의 성분을 정확하게 분석하는 작업이 현재 진행되고 있는데 밝혀진 바로는 CFx-폴리머가 존재하고 그 아래에 SiO2, SiC가 형성되는 것으로 되어 있다.Therefore, the fluorinated carbon polymer (Polymer) is left on the silicon surface exposed by the etching chemical and the reaction mechanism (mechanism) and the silicon substrate is damaged (demage). Such an oxide etch residue has a negative effect on device characteristics by preventing the thermal oxide formation process in the subsequent process and increasing the junction leakage. In order to remove the oxide etch residues, an operation for accurate analysis of the residues is currently underway. As it turns out, CFx polymer is present and SiO 2 and SiC are formed under it.

그래서, 상기한 산화막 식각 잔류물을 제거하여 전기적 특성을 향상시키기 위한 방법으로는 O2에싱(ashing)과 O2어닐(anneal) 방법이 있다.(참고 : Struck, H.P etal ; Journal of Electrochemical Society, 135, P2876(1988))그러나, 이와 같이 잔류물 제거를 위해 O2어닐이나 O2에싱을 적용해 보면 CFx-폴리머는 대부분 제거가 되나 나머지 잔류물은 거의 제거되지 않는다. 그 이유는 산화막 식각 잔류물의 화학 조성의 정확한 규명이 이루어지지 못한데서 기인한다.Thus, there are O 2 ashing and O 2 annealing methods to remove the oxide etching residues to improve the electrical properties. (See, Struck, HP etal; Journal of Electrochemical Society, 135, P2876 (1988)) However, the application of O 2 annealing or O 2 ashing to remove residues removes most of the CFx-polymer but little of the remaining residues. The reason for this is that the exact identification of the chemical composition of the oxide etch residue is not made.

따라서 산화막 식각후 잔류물을 표면 분석장비(X-Ray Photoelectro Spectroscope)로 정확하게 측정한 결과 기존에 알려진(CFx-폴리머/SiO2/SiC/Si-기판)의 구조가 아닌(CFx-폴리머/SiOyCz/Si-기판)구조로 밝혀졌다.Therefore, after the etching of the oxide, the residue was accurately measured by X-Ray Photoelectro Spectroscope, and the result was not known (CFx-polymer / SiO 2 / SiC / Si-substrate) but the structure (CFx-polymer / SiOyCz / Si-substrate) structure.

그 결과치는 제1도와 같다.The result is shown in FIG.

즉, 제1도(a)는 전체 스펙트럼을 나타내고 제2도(b)는 Si2P최고점을 상세히 나타내고 제1도(C) C1S최고점 제2도 F1S최고점을 상세히 나타낸 것이다. 이와 같이 잔류물의 화학 조성을 규명하여 종래에는 H2SO4-H2O2혼합액이나 H2SO4-O3혼합액, NH40H-H202-H20용액 및 HF용액이나 BOE(Buffered Oxide Etchant)등으로 건식 에치 및 습식 에치를 하였다.That is, FIG. 1 (a) shows the overall spectrum FIG. 2 (b) is diagram showing the F 1S peak in detail represents the Si 2P peaks in detail FIG. 1 (C) C 1S peak second. Thus, residues identified in the prior art, the chemical composition H 2 S O4 -H 2O2 mixture or H 2 S O4 -O 3 mixture, NH 40 HH 202 -H dry etch 20, such as a solution and HF solution, or BOE (Buffered Oxide Etchant) And wet etch.

그 결과 CFx-폴리머는 제거되나 SiOyCz층은 전혀 제거되지 않아서 후속 열산화 공정시 잔류물(SiOyCz)이 산화막 성장 블로킹 역할을 함으로써, 실리콘 기판의 소수 캐리어 라이프 타임 강소와 정션 리키이지를 증가시키는 요인으로 작용하여 소자 특성을 저하시키는 문제점이 있다.As a result, the CFx-polymer is removed but the SiOyCz layer is not removed at all, so that the residue (SiOyCz) serves as an oxide growth blocking block in the subsequent thermal oxidation process, thereby increasing the minority carrier lifetime rigidity and junction leakage of the silicon substrate. There is a problem that acts to lower the device characteristics.

본 발명은 이와 같은 문제점을 해결하기 위하여 안출한 것으로써 산화막 식각에 따른 잔류물을 완벽하게 제거할 수 있는 잔류를 제거 방법을 제공하는데 그 목적이 있다.An object of the present invention is to provide a method for removing a residue that can completely remove the residue due to the oxide film etched to solve such a problem.

이와 같은 본 발명은 산화막 식각후 잔류물 중 SiOyCz층을 CHF계열과 O2를 혼합한 가스인 CF4/O2플라즈마 또는 HBr/Cl2플라즈마와 같은 실리콘 에칭 케이칼을 이용하여 제거한 것이다.The present invention removes the SiOyCz layer from the residue after etching the oxide layer using a silicon etched knife such as CF 4 / O 2 plasma or HBr / Cl 2 plasma, which is a mixture of CHF series and O 2 .

이와 같은 본 발명을 첨부된 도면을 참조하여 보다 상세히 설명하면 다음과 같다.When described in more detail with reference to the accompanying drawings, the present invention as follows.

먼저, CF4보다 O2양을 많게 한 CF4/O2플라즈마를 사용할 경우 SiOyCz층은First, when using a CF 4 / O 2 plasma increasing the O 2 amount than CF 4 SiOyCz layer

[반응식 1]Scheme 1

식(1)과 같이 반응하여 주로 제거되고 데미지를 입은 실리콘층은The silicon layer that is mainly removed and damaged by reacting as in Equation (1)

[반응식 2]Scheme 2

[반응식 3]Scheme 3

식(2)(3)과 같은 경로로 데미지가 제거되어 CF4/O2를 사용하면 산화막 식각후 잔류물의 제거는 물론 실리콘 기판의 데미지까지 제거할 수 있다. 또한 HBr/Cl2플라즈마를 사용할 경우The damage is removed by the same path as in Equation (2) and (3). When CF 4 / O 2 is used, not only the residue after the oxide film is etched but also the damage of the silicon substrate can be removed. In addition, when using HBr / Cl 2 plasma

[반응식 4]Scheme 4

상기 식(4)과 같이 주로 실리콘층이 제거됨으로 인한 리프트-오프(Lift-off)로 잔류물이 제거되나 실리콘 데미지 자체는 그다지 제거시키지 못한다.As shown in Equation (4), the residue is removed by lift-off mainly due to the removal of the silicon layer, but the silicon damage itself is not so removed.

이와 같은 본 발명의 결과를 증명해 보이기 위해 드라이 크리닝의 XPS 스펙트라 특성도인 제2도와 건식 및 습식 크리닝 후의 XPS 스펙트라 특성도인 제3도를 도시하였다.In order to prove the results of the present invention, FIG. 2 is an XPS spectra characteristic diagram of dry cleaning and FIG. 3 is an XPS spectra characteristic diagram after dry and wet cleaning.

즉, 제2도(a)는 O2플라즈마에 의한 크리닝 결과이고 제2도(b)는 HBr/Cl2드라이 크리닝 결과로서, 제1도(c)에 도시한 CFx-폴리머는 O2플라즈마 또는 UV/O3크리닝으로도 제거되나 제1도(b)에 도시한 SiOyCz층은 제거되지 않는다.That is, FIG. 2 (a) is a cleaning result by the O 2 plasma and the second view (b) is a HBr / Cl 2 dry cleaning results, the polymer CFx- 1 shown in Fig. (C) is O 2 plasma or It is also removed by UV / O 3 cleaning, but the SiOyCz layer shown in FIG. 1 (b) is not removed.

반면 CF4/O2또는 HBr/Cl2드라이 크리닝에서는 SiOyCz층도 제거됨을 알수 있다. 또한 제3도(a)는 O2플라즈마+HF의 건식+습식 크리닝 결과를 나타낸 것이고, 제3도(b)는 제3도(b)는 UV/O3+HF의 건식+습식 크리닝 결과이며, 제3도(c)는 CF4/O2+SC1+HF의 건식+습식 크리닝 결과이며, 제3도(d)는 HBr/Cl2+HF의 건식+습식 크리닝 결과를 나타낸 것으로 O2플라즈마+HF 및 UV/O3+HF의 건식 +습식 크리닝에서는 CFx-폴리머는 제거되나 SiOyCz층은 제거되지 않는 반면,CF4/O2+SC1+HF 및 HBr/Cl2+HF의 건식 +습식 크리닝 방법에서는 CFx-폴리머는 물론 SiOyCz제거되었다.On the other hand, it can be seen that in the dry cleaning of CF 4 / O 2 or HBr / Cl 2 , the SiOyCz layer is also removed. In addition, Figure 3 (a) shows the dry + wet cleaning results of O 2 plasma + HF, Figure 3 (b) Figure 3 (b) shows the dry + wet cleaning results of UV / O 3 + HF. , FIG. 3 (c) is a dry + wet cleaning results of the CF 4 / O 2 + SC1 + HF, FIG. 3 (d) is O 2 plasma shows an dry + wet cleaning result of HBr / Cl 2 + HF Dry + wet cleaning of + HF and UV / O 3 + HF removes CFx-polymer but not SiOyCz layer, while dry + wet of CF 4 / O 2 + SC 1 + HF and HBr / Cl 2 + HF In the cleaning method, CFy-polymer as well as SiOyCz was removed.

여기서, CF4/O2플라즈마 또는 HBr/Cl2플라즈마 크리닝 후에도 산화막(약 20Å)이 형성됨으로 BOE 또는 HF습식 공정을 하면 완전히 잔류물이 제거되고 HBr/Cl2보다는 CF4O2플라즈마 계열이 공정적용 측면에서 더 실제적이며, 이경우 실리콘 에치 타게트(Silicon Etch Target)를 30Å-300Å로 조절 해야한다.Here, an oxide film (approx. 20 μs) is formed even after CF 4 / O 2 plasma or HBr / Cl 2 plasma cleaning, so that the BOE or HF wet process completely removes residues and processes CF 4 O 2 plasma rather than HBr / Cl 2. More practical in terms of application, in which case the Silicon Etch Target should be adjusted from 30Å-300Å.

한편 제4도는 캐리어 라이프 타임을 나타낸 것으로써, CF4/O플라즈마 크리닝시에 라이프 타임의 회복을 얻을 수 있다.On the other hand, Figure 4 shows the carrier life time, so that the recovery of the life time can be obtained at the time of CF 4 / O plasma cleaning.

이상에서 설명한 바와 같이 본 발명의 산화막 식각 후 잔류물 제거 방법에 있어서는 표1 및 표2에 나타낸 바와 같이 웨이퍼의 열산화가 잘되고 정션 리키지가 습식식각의 경우(85%) 만큼 감소되어 반도체 소자의 특성을 향상시키는 효과가 있다.As described above, in the method of removing residues after etching the oxide film of the present invention, as shown in Tables 1 and 2, the thermal oxidation of the wafer is well performed and the junction solution is reduced by wet etching (85%), which is a characteristic of the semiconductor device. Has the effect of improving.

[표 1]TABLE 1

[표 2]TABLE 2

Claims (5)

실리콘 기판이 들어나도록 산화막을 식각한 후 CHF 계열과 O2플라즈마의 홉한가스로 에치하여 잔류물을 제거함을 특징으로 하는 산화막 건식 식각후 잔류물 제거방법.A method of removing residues after dry etching of an oxide layer, characterized in that the oxide layer is etched so that a silicon substrate is formed and then the residue is removed by etching with a hop gas of CHF series and O 2 plasma. 제1항에 있어서, CHF 계열보다 O2의 양을 많게 함을 특징으로 하는 산화막 건식 식각후 잔류물 제거방법.2. The method of claim 1, wherein the amount of O 2 is greater than that of the CHF series. 제1항에 있어서, 에치의 깊이를 30-200Å으로 함을 특징으로 하는 산화막 건식 식각후 잔류물 제거방법.The method of claim 1, wherein the depth of the etch is 30 to 200 microns. 제1항에 있어서, 에치후 불산용액(BOE) 또는 HF 용액으로 크리닝함을 특징으로 하는 산화막 건식식각후 잔류물 제거방법.The method of claim 1, wherein the residue is removed after dry etching by etching with hydrofluoric acid (BOE) or HF solution. 제1항에 있어서, HBr/Cl2플라즈마 혼합가스로 에치함을 특징으로 하는 산화막 건식 식각후 잔류물 제거방법.The method of claim 1, wherein the residue is etched with HBr / Cl 2 plasma mixed gas.
KR1019920018473A 1992-10-08 1992-10-08 Cleaning method of semiconductor device KR950004971B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920018473A KR950004971B1 (en) 1992-10-08 1992-10-08 Cleaning method of semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920018473A KR950004971B1 (en) 1992-10-08 1992-10-08 Cleaning method of semiconductor device

Publications (2)

Publication Number Publication Date
KR940009758A KR940009758A (en) 1994-05-24
KR950004971B1 true KR950004971B1 (en) 1995-05-16

Family

ID=19340822

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920018473A KR950004971B1 (en) 1992-10-08 1992-10-08 Cleaning method of semiconductor device

Country Status (1)

Country Link
KR (1) KR950004971B1 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100272264B1 (en) * 1996-12-30 2000-12-01 김영환 Manufacturing method of semiconductor device

Also Published As

Publication number Publication date
KR940009758A (en) 1994-05-24

Similar Documents

Publication Publication Date Title
CN101536155B (en) Plasma dielectric etch process including in-situ backside polymer removal for low-dielectric constant material
US8129287B2 (en) Method for manufacturing semiconductor device and semiconductor device
US5147499A (en) Process for removal of residues remaining after etching polysilicon layer in formation of integrated circuit structure
US5484740A (en) Method of manufacturing a III-V semiconductor gate structure
US7718532B2 (en) Method of forming a high-k film on a semiconductor device
KR100685735B1 (en) Composition for removing polysilicon, method of removing polysilicon and method of manufacturing a semiconductor device using the same
JP2012023384A (en) Method for removal of sic
US6458650B1 (en) CU second electrode process with in situ ashing and oxidation process
US20040214448A1 (en) Method of ashing a photoresist
US7186657B2 (en) Method for patterning HfO2-containing dielectric
US6225202B1 (en) Selective etching of unreacted nickel after salicidation
US7537987B2 (en) Semiconductor device manufacturing method
US20050258459A1 (en) Method for fabricating semiconductor devices having a substrate which includes group III-nitride material
KR950004971B1 (en) Cleaning method of semiconductor device
US20050124160A1 (en) Novel multi-gate formation procedure for gate oxide quality improvement
JP4699719B2 (en) Method for selectively removing High-k material
CN108807377B (en) Semiconductor device and method of forming the same
CN103262225A (en) Method for producing semiconductor device
US20050136662A1 (en) Method to remove fluorine residue from bond pads
JP3384622B2 (en) Substrate processing method
KR20200102617A (en) Method of surface treatment of gallium oxide
KR100611229B1 (en) Method for forming metal pattern of semiconductor device
JP2710545B2 (en) Manufacturing method of buried heterostructure laser
KR0147417B1 (en) Method for removing a etching damage reginon of semiconductor device
US5990018A (en) Oxide etching process using nitrogen plasma

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20100423

Year of fee payment: 16

LAPS Lapse due to unpaid annual fee