KR940027587A - Digital Convergence Compensators for Home Projection TVs - Google Patents

Digital Convergence Compensators for Home Projection TVs Download PDF

Info

Publication number
KR940027587A
KR940027587A KR1019930008141A KR930008141A KR940027587A KR 940027587 A KR940027587 A KR 940027587A KR 1019930008141 A KR1019930008141 A KR 1019930008141A KR 930008141 A KR930008141 A KR 930008141A KR 940027587 A KR940027587 A KR 940027587A
Authority
KR
South Korea
Prior art keywords
convergence
converter
signal
memory
correction data
Prior art date
Application number
KR1019930008141A
Other languages
Korean (ko)
Inventor
김재주
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019930008141A priority Critical patent/KR940027587A/en
Publication of KR940027587A publication Critical patent/KR940027587A/en

Links

Landscapes

  • Video Image Reproduction Devices For Color Tv Systems (AREA)

Abstract

본 발명은 가정용 프로젝션 TV의 디지탈 콘버젼스 보정장치에 관한 것으로, 콘버젼스 보정에 대해 완전자동화를 실현하여 콘버젼스 조정시간을 단축하고 정확하게 콘버젼스 조정을 실현할 수 있는 디지탈 콘버젼스 보정장치를 제공함에 그 목적이 있다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital convergence correction device for a projection TV for home use, which realizes full automation for convergence correction, thereby reducing convergence adjustment time and enabling accurate convergence adjustment. The object is to provide a device.

본 발명은 상기 목적을 달성하기 위하여 수평, 수직 블랭킹 펄스로써 기준클럭을 발생시키는 PLL부(10), 콘버젼스 보정데이타를 저장하는 메모리(11), 상기 메모리(11)의 콘버젼스 보정데이타를 억세스하기 위한 수평 및 수직 어드레스를 발생시키는 어드레스 발생부(12), 상기 메모리(11)에서 리드된 보정데이타를 아날로그 신호로 변환시키는 D/A 변환부(13), 상기 D/A 변환부(13)의 출력신호로 콘버젼스 보정자계를 형성시키는 콘버젼스 요크(CY), 콘버젼스 상태를 입력받기 위한 광파이버가 부착된 스크린(17), 상기 스크린(17)의 광파이버를 통해 광정보를 입력받아 전기신호로 변환시키는 광데이타 변환부(18), 상기 광데이타 변환부(18)에 신호를 디지탈로 변환시키는 A/D 변환부(20), 상기 A/D 변환부(20)의 출력 최대점을 찾아 콘버젼스를 조정하는 마이콤(21)으로 구성함을 특징으로 한다.The present invention provides a PLL unit 10 for generating a reference clock as horizontal and vertical blanking pulses, a memory 11 storing convergence correction data, and a convergence correction data of the memory 11 in order to achieve the above object. An address generator 12 for generating horizontal and vertical addresses for accessing the digital signal, a D / A converter 13 for converting correction data read from the memory 11 into an analog signal, and the D / A converter ( A convergence yoke (CY) for forming a convergence correction magnetic field as an output signal of 13), a screen (17) with an optical fiber for receiving a convergence state, and optical information through the optical fiber of the screen (17). The optical data converter 18 converts the signal into an electrical signal, the A / D converter 20 converts the signal into digital signals, and the A / D converter 20 Find the maximum output point and use the microcomputer 21 to adjust the convergence. Characterized by name.

Description

가정용 프로젝션 티브이의 디지탈 콘버젼스 보정장치Digital Convergence Compensators for Home Projection TVs

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 콘버젼스 보정장치를 나타낸 전체 구성도, 제3도는 크로스 해치 패턴과 휘도와의 관계도, 제4도는 휘도와 전압과의 관계도, 제5도는 상기 제2도중 광데이타 변환부의 상세 구성도, 제6도 (a)(b)(c)는 각각 스크린을 나타내는 전면도, 측면도, 평면도, 제7도는 광파이버를 이용한 디지탈 콘버젼스 보정장치를 나타낸 단면도, 제8도는 조정 알고리즘의 간단한 흐름도, 제9도는 광변환신호 읽기 타이밍도, 제10도는 광파이버의 위치와 크로해치 패턴의 위치를 일치시키기 위한 최대 전압 검색 표시도.FIG. 2 is an overall configuration diagram showing the convergence correction device of the present invention, FIG. 3 is a relationship diagram between cross hatch pattern and luminance, FIG. 4 is a relationship diagram between luminance and voltage, and FIG. 5 is optical data in FIG. 6 (a) (b) (c) are a front view, a side view, a plan view, and FIG. 7 is a sectional view showing a digital convergence correction device using optical fibers, and FIG. 8 is an adjustment FIG. 9 is a timing diagram of the optical conversion signal reading, and FIG. 10 is a maximum voltage search display diagram for matching the position of the optical fiber and the position of the crohat pattern.

Claims (1)

수평, 수직 블랭킹 펄스로써 기준클럭을 발생시키는 PLL부(10), 콘버젼스 보정 데이타를 저장하는 메모리(11), 상기 메모리(11)의 콘버젼스 보정 데이터를 억세스하기 위한 수평 및 수직 어드레스를 발생시키는 어드레스 발생부(12), 상기 메모리(11)에서 리드된 보정 데이터를 아날로그 신호로 변환시키는 D/A 변환부(13), 상기 D/A 변환부(13)의 출력신호로 콘버젼스 보정자계를 형성시키는 콘버젼스 요크(CY), 콘버젼스 상태를 입력받기 위한 광파이버가 부착된 스크린(17), 상기 스크린(17)의 광파이버를 통해 광정보를 입력받아 전기신호로 변환시키는 광데이타 변환부(18), 상기 광데이타 변환부(18)에 신호를 디지탈로 변환시키는 A/D 변환부(20), 상기 A/D 변환부(20)의 출력 최대점을 찾아 콘버젼스를 조정하는 마이콤(21)으로 구성함을 특징으로 하는 디지탈 콘버젼스 보정장치.PLL section 10 for generating a reference clock as horizontal and vertical blanking pulses, memory 11 for storing convergence correction data, and horizontal and vertical addresses for accessing convergence correction data of the memory 11. An address generator 12 for generating the signal, a D / A converter 13 for converting correction data read from the memory 11 into an analog signal, and a convergence to an output signal of the D / A converter 13 Convergence yoke (CY) to form a correction magnetic field, a screen 17 with an optical fiber for receiving the convergence state, the optical fiber receives the optical information through the optical fiber of the screen 17 to convert into an electrical signal The data converter 18, the A / D converter 20 which converts the signal to the optical data converter 18 digitally, and find the maximum output point of the A / D converter 20 Digital conversion characterized by consisting of the microcomputer 21 to adjust Correcting apparatus. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019930008141A 1993-05-12 1993-05-12 Digital Convergence Compensators for Home Projection TVs KR940027587A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930008141A KR940027587A (en) 1993-05-12 1993-05-12 Digital Convergence Compensators for Home Projection TVs

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930008141A KR940027587A (en) 1993-05-12 1993-05-12 Digital Convergence Compensators for Home Projection TVs

Publications (1)

Publication Number Publication Date
KR940027587A true KR940027587A (en) 1994-12-10

Family

ID=67137418

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930008141A KR940027587A (en) 1993-05-12 1993-05-12 Digital Convergence Compensators for Home Projection TVs

Country Status (1)

Country Link
KR (1) KR940027587A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100233517B1 (en) * 1995-10-25 1999-12-01 윤종용 Convergence adjustment method and apparatus for wide projection tv

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100233517B1 (en) * 1995-10-25 1999-12-01 윤종용 Convergence adjustment method and apparatus for wide projection tv

Similar Documents

Publication Publication Date Title
JPS6043707B2 (en) phase conversion device
KR870000822A (en) Image pickup and display
KR940027587A (en) Digital Convergence Compensators for Home Projection TVs
JPH05259909A (en) Automatic offset voltage correcting method
JPS54158115A (en) Shading correction device
SU1688448A1 (en) Baseband signal corrector
JPS5765070A (en) Television receiver
KR970003177A (en) Video processing unit
SU1580589A1 (en) Television standard converter
JPH09154033A (en) Image data sampling circuit
SU813813A1 (en) Device for converting television standard in small-frame television systems
JPS55147322A (en) Indicating system of average temperature
JP3049845B2 (en) Convergence correction signal generator
JPS57112185A (en) System for correction of oscillatory type scanning mirror
JPS62202696A (en) Television signal generator
KR960006583A (en) Screen size conversion circuit of image signal processor
KR900001240A (en) TV and Teletext Information Display
KR940023263A (en) Digital convergence data transmission system
KR940016276A (en) SRAM Read Address Generator Used by Decoder
KR920014287A (en) Control Function Synchronization Method and Device
JPS6426281A (en) Image reading device
KR920019158A (en) Shading Compensation Circuit Using CIS
JPS6464488A (en) Color video signal transmission system
KR870004606A (en) Sequential Scanning Method of High Resolution Television
KR970022714A (en) Computer and TV, video signal interface device

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination