KR940027529A - External input automatic selection circuit for TV - Google Patents

External input automatic selection circuit for TV Download PDF

Info

Publication number
KR940027529A
KR940027529A KR1019930008862A KR930008862A KR940027529A KR 940027529 A KR940027529 A KR 940027529A KR 1019930008862 A KR1019930008862 A KR 1019930008862A KR 930008862 A KR930008862 A KR 930008862A KR 940027529 A KR940027529 A KR 940027529A
Authority
KR
South Korea
Prior art keywords
signal
external input
selection circuit
automatic selection
terminal
Prior art date
Application number
KR1019930008862A
Other languages
Korean (ko)
Other versions
KR960010470B1 (en
Inventor
권기숙
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019930008862A priority Critical patent/KR960010470B1/en
Publication of KR940027529A publication Critical patent/KR940027529A/en
Application granted granted Critical
Publication of KR960010470B1 publication Critical patent/KR960010470B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/44Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/50Tuning indicators; Automatic tuning control

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)
  • Studio Circuits (AREA)

Abstract

본 발명은 TV용 외부입력 자동선택회로에 관한 기술로, 외부입력단으로부터의 동기신호를 검출한 다음이 도기신호를 JK 플립플롭(5)의 입력으로 작동하게 하여 두 개의 입력단(1,2)중 하나를 선택하도록 한 TV용 외부입력 자동선택회로에 관해 기술한다.The present invention relates to an external input automatic selection circuit for a TV, which detects a synchronization signal from an external input stage and then operates the ceramic signal as an input of the JK flip-flop (5). An external input automatic selection circuit for a TV in which one is to be selected will be described.

Description

텔레비젼용 외부입력 자동선택회로External input automatic selection circuit for TV

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명에 따른 텔레비젼용 외부입력 자동선택 회로도. 제3도는 제2도의 JK플립플롭의 동작설명을 위한 타이밍도.2 is an external input automatic selection circuit diagram for a television according to the present invention. 3 is a timing diagram for explaining the operation of the JK flip-flop of FIG.

Claims (7)

TV의 제1입력단(1)으로부터 접속되어 동기신호를 검출하여 펄스신호를 생성하는데 제1동기신호 감지부(3)와, TV의 제2입력단(2)으로부터 접속되어 동기신호를 검출하여 펄스신호를 생성하는 제2동기신호 감지부(4)와 상기 제1 및 제2동기신호 감지부(3 및 4)로부터 접속되어 입력되는 신호에 따라 논리신호를 출력하는 JK플립플롭(5)과, 상기 JK 플립플롭(5)와 상기 제1입력 및 제2입력단(1 및 2)간에 접속되어 JK 플립플롭(5)의 신호에 따라 제1입력단 또는 제2입력단(1 또는 2)을 선택하는 스위치부(6)로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.It is connected from the first input terminal 1 of the TV to detect a synchronous signal and generates a pulse signal. The first synchronous signal detection unit 3 and the second input terminal 2 of the TV are connected to detect a synchronous signal and generate a pulse signal. JK flip-flop (5) for outputting a logic signal in accordance with the signal is connected from the second synchronous signal detector (4) and the first and second synchronous signal detectors (3 and 4) for generating a; A switch unit connected between the JK flip-flop 5 and the first and second input terminals 1 and 2 to select the first input terminal or the second input terminal 1 or 2 according to the signal of the JK flip-flop 5. An external input automatic selection circuit for a TV, characterized by comprising (6). 제1항에 있어서, 상기 제1 및 제2동기 신호 감지부(3 또는 4) 각각은 입력신호중 일정레벨 이하를 클램핑하는 수단과, 상기 클램핑 수단으로부터 공급되는 신호중 동기신호를 분리하기 동기신호 분리수단과 상기 동기신호 분리수단으로 부터의 동기신호를 반전시키는 반전수단과, 상기 반전수단으로 부터의 동기신호를 적분하기 위한 적분수단과, 상기 적분수단으로 부터의 동기신호를 버퍼링하기 위한 버퍼링 수단으로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.2. The apparatus of claim 1, wherein each of the first and second synchronization signal detectors (3 or 4) comprises: a means for clamping a predetermined level or less of an input signal, and a synchronization signal separation means for separating a synchronization signal among signals supplied from the clamping means. And inverting means for inverting the sync signal from the sync signal separating means, integrating means for integrating the sync signal from the inverting means, and buffering means for buffering the sync signal from the integrating means. External input automatic selection circuit for the TV, characterized in that. 제2항에 있어서, 상기 클램핑 수단은 직렬 연결된 저항(R1) 및 다이오드(D1)로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.3. The external input automatic selection circuit for TV according to claim 2, wherein the clamping means comprises a resistor (R1) and a diode (D1) connected in series. 제2항에 있어서, 상기 동기신호 분리수단은 B+전원과 접지간에 직렬 접속되는 저항(R1), (R2)과, 베이스 단자는 상기 저항(R1),(R2)의 접속점에 접속되고, 에미터 단자는 상기 B+전원에 접속되며 컬렉터 단자는 저항(R4)를 통해 접속되는 트랜지스터(Q1)로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.3. The synchronizing signal separating means according to claim 2, wherein the synchronizing signal separating means is connected to a connection point between the resistors R1 and R2 connected in series between B + power and ground, and the base terminal is connected to the resistors R1 and R2. emitter terminal is connected to the B + power collector terminal TV is automatically selected external input circuit, characterized in that consisting of transistors (Q1) which is connected via a resistor (R4). 제2항에 있어서, 상기 반전수단은 트랜지스터(Q1)로 구성되는 것을 특징으로 하는 TV용외부입력 자동선택회로.3. The external input automatic selection circuit for TV according to claim 2, wherein the inverting means comprises a transistor (Q1). 제2항에 있어서, 상기 적분수단은 저항(R8) 및 캐패시터(C3)로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.3. The TV according to claim 2, wherein said integrating means comprises a resistor (R8) and a capacitor (C3). 제2항에 있어서, 상기 버퍼링 수단은 트랜지스터(Q3)로 구성되는 것을 특징으로 하는 TV용 외부입력 자동선택회로.3. The external input automatic selection circuit for TV according to claim 2, wherein the buffering means is composed of a transistor (Q3). ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019930008862A 1993-05-21 1993-05-21 Auto input terminal selecting circuit KR960010470B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930008862A KR960010470B1 (en) 1993-05-21 1993-05-21 Auto input terminal selecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930008862A KR960010470B1 (en) 1993-05-21 1993-05-21 Auto input terminal selecting circuit

Publications (2)

Publication Number Publication Date
KR940027529A true KR940027529A (en) 1994-12-10
KR960010470B1 KR960010470B1 (en) 1996-08-01

Family

ID=19355854

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930008862A KR960010470B1 (en) 1993-05-21 1993-05-21 Auto input terminal selecting circuit

Country Status (1)

Country Link
KR (1) KR960010470B1 (en)

Also Published As

Publication number Publication date
KR960010470B1 (en) 1996-08-01

Similar Documents

Publication Publication Date Title
KR900004205A (en) Color TV receiver capable of receiving multiple character broadcasts
KR940027529A (en) External input automatic selection circuit for TV
KR900004167A (en) Blanking circuit of TV receiver
KR950007456A (en) Sample pulse generator for automatic kinescope bias system
KR910011006A (en) Digital synchronizer
KR890002851A (en) Video signal processing circuit
KR900005815A (en) Luminance and Color Signal Separation Circuit of Color Television Receiver
KR900001224A (en) How to expose the curtain in a camera-integrated VTR
KR900001325Y1 (en) Synchronizing devision circuit for satelite signal receiver
KR840001114Y1 (en) Feld dectecting circuit in video signal
KR950022965A (en) Character or title signal mixer circuit of video equipment
KR900007386Y1 (en) Syn seperating circuits of satellite receiver
KR830008596A (en) Gain Control Device and Method of Horizontal Phase Detector
KR900007853Y1 (en) Video signal detecting time reducing circuit
KR940001840Y1 (en) Automatic transfer circuit of monitor
KR890004764Y1 (en) Video switching circuit
KR0170737B1 (en) Output circuit of composite synchronization signals in video mute
KR860000775A (en) Broadcasting channel reception noise cancellation circuit
KR890001356Y1 (en) Integrated circuit of digital synchroning signal
KR940027488A (en) Clamp Signal Automatic Switching Circuit by Image Synthesis Synchronization Signal Discrimination
SU930745A1 (en) Device for discriminating sync pulses
KR900005139Y1 (en) Pseudo synchronizing signal generating circuit
KR930005444A (en) Horizontal Synchronous Signal Separator
KR890005751Y1 (en) Picture signal control circuit
KR0109253Y1 (en) Circuit for detecting horizontal synchronizing signal

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19990731

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee