KR940027324A - Frequency 3 multiplier - Google Patents

Frequency 3 multiplier Download PDF

Info

Publication number
KR940027324A
KR940027324A KR1019930009080A KR930009080A KR940027324A KR 940027324 A KR940027324 A KR 940027324A KR 1019930009080 A KR1019930009080 A KR 1019930009080A KR 930009080 A KR930009080 A KR 930009080A KR 940027324 A KR940027324 A KR 940027324A
Authority
KR
South Korea
Prior art keywords
frequency
duty cycle
time constant
mono1
multiplier
Prior art date
Application number
KR1019930009080A
Other languages
Korean (ko)
Other versions
KR950010396B1 (en
Inventor
이희연
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019930009080A priority Critical patent/KR950010396B1/en
Publication of KR940027324A publication Critical patent/KR940027324A/en
Application granted granted Critical
Publication of KR950010396B1 publication Critical patent/KR950010396B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers

Landscapes

  • Manipulation Of Pulses (AREA)

Abstract

본 발명은 주파수 3체배기에 관한 것으로, 종래 주파수 3체배기는 입력 주파수를 미리 예측하고 이의 3배 주파수에 해당하는 시정수의 R과 C를 결정하여 이를 가변주파수 발진기에 연결하여야하며, 입력주파수의 변화폭이 크면, R, C의 시정수가 맞지 않아 3체배기로 동작하지 않는 문제점이 있었다.The present invention relates to a frequency triplex, the conventional frequency triplex is to predict the input frequency in advance, determine the R and C of the time constant corresponding to the triple frequency thereof and connect it to a variable frequency oscillator, the change in the input frequency If it is large, there was a problem that the time constants of R and C do not coincide with each other, so that the multiplier does not operate.

본 발명은 이러한 문제점을 해결하기 위하여 복수개의 단안정 멀티바이 브레이터를 사용하여 자체 가지고있는 시정수를 이용함으로써 시정수를 미리 예측할 필요가 없고, 입력주파수의 가변 범위를 크게 할 수 있으며, 회로 자체를 전부 디지탈화할 수 있는 주파수 3체배기를 창안한 것이다.The present invention does not need to predict the time constant in advance by using its own time constant using a plurality of monostable multivibrators in order to solve this problem, it is possible to increase the variable range of the input frequency, the circuit itself The invention is to create a frequency tripler that can digitalize all.

Description

주파수 3 체배기Frequency 3 multiplier

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 2 도는 본 발명 주파수 3체배기의 구성도, 제 3 도의 (가) 내지 (자)는 각 부의 출력파형도, 제 4 도의 (가) 내지 (다)는 듀티 사이클의 일예도.2 is a configuration diagram of the frequency triplex of the present invention, (a) to (c) of FIG. 3 is an output waveform diagram of each part, and (a) to (c) is an example of a duty cycle.

Claims (1)

입력신호를 방형파로 바꾸어주는 슈미트 트리거버퍼(20)와, 연속으로 연결되어 상기 슈미트 트리거버퍼(20)의 출력신호에 따라 임의의 시정수에 해당하는 펄스를 출력하는 단안정 멀티바이 브레이터(MONO1∼MONO5)와, 상기 단안정멀티 바이브레이터(MONO1, MONO3, MONO5)의 출력신호를 오아링하여 버퍼(24)를 통해 출력하는 오아 게이트(21)와, 상기 오아 게이트(21) 출력신호의 듀티사이클을 감지하는 듀티사이클 감지부(22)와, 상기 듀티사이클 감지부(22)의 듀티사이클 감지상태에 따라 상기 단안정 멀티바이 브레이터(MONO1∼MONO5)를 제어하여 듀티사이클을 조절하는 평활부(23)로 구성하는 것을 특징으로 하는 주파수 3 체배기.A monostable multivibrator (MONO1) continuously connected to the Schmitt trigger buffer 20 for converting an input signal into a square wave and outputting a pulse corresponding to an arbitrary time constant according to the output signal of the Schmitt trigger buffer 20. OA gate 21 and an output cycle of the monostable multi-vibrators MONO1, MONO3, MONO5 and the output signal through the buffer 24, and the duty cycle of the output signal of the ora gate 21. A duty cycle detector 22 for detecting a voltage and a duty cycle for controlling the duty cycle by controlling the monostable multivibrators MONO1 to MONO5 according to the duty cycle detection state of the duty cycle detector 22. 23) frequency 3 multiplier, characterized in that consisting of. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930009080A 1993-05-25 1993-05-25 Freq 3 multiplier KR950010396B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930009080A KR950010396B1 (en) 1993-05-25 1993-05-25 Freq 3 multiplier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930009080A KR950010396B1 (en) 1993-05-25 1993-05-25 Freq 3 multiplier

Publications (2)

Publication Number Publication Date
KR940027324A true KR940027324A (en) 1994-12-10
KR950010396B1 KR950010396B1 (en) 1995-09-16

Family

ID=19356007

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930009080A KR950010396B1 (en) 1993-05-25 1993-05-25 Freq 3 multiplier

Country Status (1)

Country Link
KR (1) KR950010396B1 (en)

Also Published As

Publication number Publication date
KR950010396B1 (en) 1995-09-16

Similar Documents

Publication Publication Date Title
KR900011144A (en) Duty control circuit
KR880005746A (en) Semiconductor integrated circuit
KR870008239A (en) Automatic power control
KR930003551A (en) Instant test mode designation circuit
KR880000880A (en) Comparator
KR910005566A (en) Programmable Square Wave Generator
KR940027324A (en) Frequency 3 multiplier
KR910001368A (en) Driving state detection device of vehicle
KR840003159A (en) Inverter Control Circuit
KR870010692A (en) Frequency multiplication circuit
KR870010690A (en) Frequency abnormality detection circuit
KR850003092A (en) Phase Detector for Synchronous System
KR890016774A (en) Phase synchronization circuit
KR860007550A (en) Frequency judgment circuit
KR880004454A (en) Digital servo device
KR920021993A (en) Arbitrary pulse width detection method
KR920019101A (en) Sampling signal generation circuit
KR870001475A (en) Digital pulse width detector
RU2090971C1 (en) Device for discriminating first pulse out of pulse train
KR970071807A (en) Frequency detection circuit
KR950016272A (en) Clock synchronization circuit
KR900019428A (en) Tone detector
KR910004056A (en) Weak Field Detection Circuit Using Vertical Synchronization in ID-TV
SU1385244A2 (en) Phase comparator
KR910016152A (en) Synchronization Circuit of Asynchronous Pulse Waveform

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20050824

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee