KR940025228A - Asynchronous Delivery Mode (ATM) Traffic Generator - Google Patents

Asynchronous Delivery Mode (ATM) Traffic Generator Download PDF

Info

Publication number
KR940025228A
KR940025228A KR1019930006914A KR930006914A KR940025228A KR 940025228 A KR940025228 A KR 940025228A KR 1019930006914 A KR1019930006914 A KR 1019930006914A KR 930006914 A KR930006914 A KR 930006914A KR 940025228 A KR940025228 A KR 940025228A
Authority
KR
South Korea
Prior art keywords
cell
generating
signal
sequence
time stamp
Prior art date
Application number
KR1019930006914A
Other languages
Korean (ko)
Other versions
KR950015087B1 (en
Inventor
최대우
김철규
박홍식
Original Assignee
양승택
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 양승택, 재단법인 한국전자통신연구소 filed Critical 양승택
Priority to KR1019930006914A priority Critical patent/KR950015087B1/en
Publication of KR940025228A publication Critical patent/KR940025228A/en
Application granted granted Critical
Publication of KR950015087B1 publication Critical patent/KR950015087B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/54Store-and-forward switching systems 
    • H04L12/56Packet switching systems
    • H04L12/5601Transfer mode dependent, e.g. ATM
    • H04L2012/5678Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

본 발명은 광대역 종합 정보 통신망(B-ISDN)에서 사용하는 비동기 전달 모드(ATM)에서의 트래픽 발생기에 관한 것이다. 외부로부터 타임 스탬프 신호와 53분주 클럭을 입력하고 마스터 타이머 값과 비교하여 셀열1 전송 명령을 발생하는 타임 스탬프 비교수단(1), 외부로부터 셀열 2 송출 주신호와 53분주 클럭을 입력받아 셀렬2 송출 명령을 발생하는 셀열2 송출 주기 타이머 수단(6), 상기 타임 스탬프 비교수단(1)으로부터의 셀열1 전송명령과 상기 셀열2 송출 주기 타이머 수단(6)으로부터의 셀열2 전송명령을 조합하여 셀열1선택, 휴지셀 선택, 셀열2 선택신호를 발생하는 송신셀열 결정 수단(2), 53분주 클럭과 상기 송신 셀열 결정수단(2)의 선택 신호를 입력받고 외부로부터의 셀헤더와 페이로드 신호를 입력받아 셀을 발생하는 셀 생성수단(4), 53분주 클럭과 상기 셀 생성수단(4)으로부터 발생된 셀을 입력받고 물리층으로부터 읽기(read)클럭을 입력하여 데이타 버스로 연결된 물리층과의 정합을 위해 동기신호와 읽기유호신호를 발생하기 위한 물리층 정합수단(5)을 구비하여 TAM 전송시스템이나 ATM 교환시스템 등에서 트래픽 형태를 바꾸어 가면서 장시간 실험하여야 하는 경우, 사용자가 임의의 타임 스탬프를 입력해줌으로써 트래픽의 패턴을 바꾸면서 셀을 발생할 수 있는 효과가 있다.The present invention relates to a traffic generator in an asynchronous delivery mode (ATM) for use in a broadband integrated information network (B-ISDN). Time stamp comparing means (1) for inputting a time stamp signal and a 53 division clock from an external source and generating a cell string 1 transmission command by comparing with a master timer value, and receiving a cell string 2 transmission main signal and a 53 division clock from an external device Cell sequence 1 by combining a cell sequence 2 sending cycle timer means 6 for generating a command, a cell sequence 1 transfer instruction from the time stamp comparing means 1, and a cell sequence 2 sending instruction from the cell sequence 2 sending cycle timer means 6; Transmit cell sequence determining means (2) for generating selection, idle cell selection, cell sequence 2 selection signal, 53 division clock and selection signal of the transmit cell sequence determination means (2) are inputted, and cell header and payload signals from the outside are inputted. The cell generating means 4 which receives the generated cell, the 53 division clock, and the cell generated by the cell generating means 4 are input, and a read clock is input from the physical layer to be connected to the data bus. If the user needs to experiment for a long time while changing the traffic type in a TAM transmission system or an ATM switching system by including a physical layer matching means 5 for generating a synchronization signal and a read signal for matching with the relayer, By inputting, the cell can be generated while changing the traffic pattern.

Description

비동기 전달 모드(ATM) 트래픽 발생기Asynchronous Delivery Mode (ATM) Traffic Generator

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 개략적인 블럭구성도, 제2도는 본 발명의 상세 블럭 구성도.1 is a schematic block diagram of the present invention, Figure 2 is a detailed block diagram of the present invention.

Claims (3)

외부로부터 타임 스탬프 신호와 53분주 클럭을 입력하고 마스터 타이머 값과 비교하여 셀열1 전송 명령을 발생하는 타임 스탬프 비교수단(1), 외부로부터 셀열2 송출 주기신호와 53분주 클럭을 입력받아 셀열2 송출 명령을 발생하는 셀열2 송출 주기 타이머 수단(6), 상기 타임 스탬프 비교수단(1)으로부터의 셀열1 전송명령과 상기 셀열2 송출 주기 타이머 수단(6)으로부터의 셀열2 전송명령을 조합하여 셀열1 선택, 휴지셀 선택, 셀열2 선택신호를 발생하는 송신셀열 결정수단(2), 53분주 클럭과 상기 송신 셀열 결정수단(2)의 선택 신호를 입력받고 외부로부터의 셀헤더와 페이로드 신호를 입력받아 셀을 발생하는 셀 생성수단(4), 53분주 클럭과 상기 셀 생성수단(4)로부터 발생된 셀을 입력받아 물리층으로부터 읽기(read)클럭을 입력하여 데이타 버스로 연결된 물리층과의 정합을 위해 동기신호와 읽기유호신호를 발생하기 위한 물리층 정합수단(5)을 구비한 것을 특징으로 하는 비동기 전달 모드(ATM) 트래픽 발생기.Time stamp comparison means (1) for inputting a time stamp signal and a 53 division clock from an external source and generating a cell string 1 transfer command by comparing with a master timer value, and receiving a cell string 2 transmission cycle signal and a 53 division clock from an external device Cell sequence 1 by combining a cell sequence 2 sending cycle timer means 6 for generating a command, a cell sequence 1 transfer instruction from the time stamp comparing means 1, and a cell sequence 2 sending instruction from the cell sequence 2 sending cycle timer means 6; Transmit cell sequence determining means (2) for generating selection, idle cell selection, cell sequence 2 selection signal, 53 division clock and selection signal of the transmit cell sequence determination means (2) are inputted, and cell header and payload signals from the outside are inputted. The cell generating means 4 which receives the generated cell, the 53 division clock, and the cell generated from the cell generating means 4 are inputted, and a read clock is input from the physical layer to be connected to the data bus. For mating with the richeung asynchronous transfer mode (ATM) traffic generator, it characterized in that the matching means having a physical layer (5) for generating a read signal and a synchronization signal yuho. 제1항에 있어서, 상기 타임 스탬프 비교수단(1)은; 타임 스탬프 입력신호와 쓰기(write)신호를 입력받는 FIFO 메모리(11), 현재 시각을 순차적으로 계수하는 마스터 타이머(12), 상기 FIFO 메모리(11)로부터의 타임 스탬프와 상기 마스터 타이머(12)로부터의 현재시각을 입력받아 서로 비교하여 셀열1 전송명령을 발생하며 상기 FIFO 메모리(11)로 읽기 클럭을 제공하는 비교수단(13)을 구비하고 있는 것을 특징으로 하는 비동기 전달 모드(ATM) 트래픽 발생기.2. The apparatus of claim 1, wherein the time stamp comparing means (1) comprises; From a FIFO memory 11 receiving a time stamp input signal and a write signal, a master timer 12 that sequentially counts the current time, a time stamp from the FIFO memory 11 and the master timer 12 And a comparison means (13) for receiving the current time of the signals and comparing them with each other to generate a cell string 1 transfer command and providing a read clock to the FIFO memory (11). 제1항에 있어서, 상기 셀 생성수단(4)은; 외부로부터의 미리 정의된 셀 형태 입력신호와 쓰기 클럭을 입력받고 상기 송신셀열 결정수단(2)로부터의 셀열1 선택, 휴지셀 선택, 셀열2 선택신호를 번지라인에 입력받음으로써 저장된 셀을 발생하는 DPRAM(41), 상기 DPRAM(41)에서 발생된 셀에 셀이 송출되는 시각을 삽입하는 타임 스탬프 삽입수단(42)을 구비하고 있는 것을 특징으로 하는 비동기 전달 모드(ATM)트래픽 발생기.The method of claim 1, wherein the cell generating means (4) comprises; Generates a stored cell by receiving a predefined cell type input signal and a write clock from the outside, and receiving a cell string 1 selection, an idle cell selection, and a cell string 2 selection signal from the transmitting cell string determining means 2 into the address line. And a time stamp inserting means (42) for inserting a time at which a cell is sent to a cell generated in said DPRAM (41). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019930006914A 1993-04-24 1993-04-24 Atm traffic generator KR950015087B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019930006914A KR950015087B1 (en) 1993-04-24 1993-04-24 Atm traffic generator

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019930006914A KR950015087B1 (en) 1993-04-24 1993-04-24 Atm traffic generator

Publications (2)

Publication Number Publication Date
KR940025228A true KR940025228A (en) 1994-11-19
KR950015087B1 KR950015087B1 (en) 1995-12-21

Family

ID=19354394

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019930006914A KR950015087B1 (en) 1993-04-24 1993-04-24 Atm traffic generator

Country Status (1)

Country Link
KR (1) KR950015087B1 (en)

Also Published As

Publication number Publication date
KR950015087B1 (en) 1995-12-21

Similar Documents

Publication Publication Date Title
KR880001123A (en) Circuit switch information and packet information transmission and reception apparatus and transmission and reception method
KR970049636A (en) Data transmission system and method
KR850700204A (en) Data communication interface and its operation method
KR910010506A (en) Semiconductor devices
KR100241763B1 (en) Atm cell multiplexer/demultiplexer
KR960705428A (en) SYNCHRONIZING CIRCUIT ARRANGEMENT
KR940025228A (en) Asynchronous Delivery Mode (ATM) Traffic Generator
JP2000032575A (en) Device and method for atm cell converter equipped with tone and dtmf generation function
KR100429185B1 (en) Packet routing system
KR950035207A (en) Cell multiplexer
KR970024742A (en) ATM cell demultiplexing controller
JP2850817B2 (en) Signal speed conversion circuit for data highway
KR960020164A (en) Internal Cell Generating Device of ATM Switch
KR100285215B1 (en) Method and apparatus for transmitting and receiving data between boards
KR970056410A (en) ATM cell processing device for multimedia client
SU736086A1 (en) Interface
KR960006365A (en) Signal Multiplexing Device by Multiple Access
KR940017439A (en) ATM Layer Cell Multiplexing Device in B-ISDN
KR960027734A (en) Multiple high speed data transmission / reception circuits
KR960027789A (en) Multiplexing apparatus and method of asynchronous transmission mode cell
KR960016274A (en) Transmission interface device of AAL layer
KR960027883A (en) PDU Analysis Circuit in SSCOP Sublayer
KR970056365A (en) UTOPIA direct processing device for multi configuration using octet unit
KR960012890A (en) PCM data transmission circuit of electronic switch
KR970049622A (en) Mass memory data transmission device and method

Legal Events

Date Code Title Description
A201 Request for examination
N231 Notification of change of applicant
G160 Decision to publish patent application
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980929

Year of fee payment: 4

LAPS Lapse due to unpaid annual fee