KR940012124A - Interrupt Vector Processing Circuit - Google Patents

Interrupt Vector Processing Circuit Download PDF

Info

Publication number
KR940012124A
KR940012124A KR1019920020691A KR920020691A KR940012124A KR 940012124 A KR940012124 A KR 940012124A KR 1019920020691 A KR1019920020691 A KR 1019920020691A KR 920020691 A KR920020691 A KR 920020691A KR 940012124 A KR940012124 A KR 940012124A
Authority
KR
South Korea
Prior art keywords
interrupt
vector
processing
responder
processing circuit
Prior art date
Application number
KR1019920020691A
Other languages
Korean (ko)
Inventor
이규동
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920020691A priority Critical patent/KR940012124A/en
Publication of KR940012124A publication Critical patent/KR940012124A/en

Links

Abstract

본 발명은 콤퓨터 시스템의 인터럽트 벡터 처리에 관한 것으로, 일반적으로 사용되고 있는 인터럽트 처리회로는 벡터를 사용하는 인터럽트가 자신의 인터럽트 요청의 상태를 데이타 라인상에 벡터 값으로 전달하여도 인터럽트 응답기가 인터럽트 모드를 지원하지 않는 경우에는 그 벡터값이 무시되어지고 인터럽트 응답기는 현재의 인터럽트의 원인을 알기 위하여 인터럽트 소스의 특정 제지스터를 읽는 등의 추가적인 동작을 필요로 하는 문제점을 가지고 있다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to interrupt vector processing of a computer system. In general, interrupt processing circuits that are generally used include an interrupt responder in interrupt mode even if an interrupt using a vector conveys the status of its interrupt request as a vector value on a data line. If not supported, the vector value is ignored and the interrupt responder has additional problems such as reading a specific register of the interrupt source to determine the cause of the current interrupt.

이에 따라서 본 발명의 목적은 상기와 같은 종래의 인터럽트 장치에 따른 결함을 해결하기 위하여, 인터럽트 처리 로직에 벡터를 처리할 수 있는 팔(PAL : Programmable Array Logic)회로를 추가하여 인터럽트 모드를 지원하지 않는 장치에서도 인터럽트 벡터를 처리할 수 있는 인터럽트 벡터 처리회로를 제공하는데 있다.Accordingly, an object of the present invention does not support interrupt mode by adding a PAL (Programmable Array Logic) circuit capable of processing a vector to the interrupt processing logic in order to solve the defects according to the conventional interrupt apparatus as described above. An apparatus also provides an interrupt vector processing circuit that can process an interrupt vector.

Description

인터럽트 벡터 처리회로Interrupt Vector Processing Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명의 인터럽트 백테 처리회로도,3 is an interrupt back processing circuit diagram of the present invention;

제4도는 제3도의 일 실시를 보인 예시도.4 is an exemplary view showing one embodiment of FIG.

Claims (1)

인터럽트 소스(10)로부터 인터럽트 요청을 받으면 상기 인터럽트 소스(10)에 인터럽트 인식(IACK) 신호를 전송하고 인터럽트 요청의 원인이 된 벡터(IVEC〔7 : 0〕)를 입력받아서 인터럽트 응답기(30)로 전송하며, 상기 인터럽트 응답기(30)으로부터 인터럽트에 대한 데이타(RD_VEC)를 요청받으면 현재의 벡터(IRL〔3 : 0〕)를 상기 인터럽트 응답기(30)로 전송하는 벡터 처리부(20)로 구성된 것을 특징으로 하는 인터럽트 벡터 처리회로When an interrupt request is received from the interrupt source 10, an interrupt acknowledgment (IACK) signal is transmitted to the interrupt source 10, and a vector (IVEC [7: 0]) that causes the interrupt request is input to the interrupt responder 30. And a vector processor 20 which transmits a current vector IRL [3: 0] to the interrupt responder 30 when receiving the data RD_VEC from the interrupt responder 30. Interrupt vector processing circuit ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920020691A 1992-11-05 1992-11-05 Interrupt Vector Processing Circuit KR940012124A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920020691A KR940012124A (en) 1992-11-05 1992-11-05 Interrupt Vector Processing Circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920020691A KR940012124A (en) 1992-11-05 1992-11-05 Interrupt Vector Processing Circuit

Publications (1)

Publication Number Publication Date
KR940012124A true KR940012124A (en) 1994-06-22

Family

ID=67210626

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920020691A KR940012124A (en) 1992-11-05 1992-11-05 Interrupt Vector Processing Circuit

Country Status (1)

Country Link
KR (1) KR940012124A (en)

Similar Documents

Publication Publication Date Title
US4716526A (en) Multiprocessor system
US4733348A (en) Virtual-memory multiprocessor system for parallel purge operation
KR900016866A (en) Data processing systems
KR880010365A (en) Bus Interface Circuits for Digital Data Processors
KR890007162A (en) Data processing device
KR860003556A (en) Interrupt control system
US5163145A (en) Circuit for determining between a first or second type CPU at reset by examining upper M bits of initial memory reference
KR900015008A (en) Data processor
KR840005229A (en) Data processing systems
KR940012124A (en) Interrupt Vector Processing Circuit
KR910006855A (en) Interrupt control circuit
JPS6312030A (en) Error processing mechanism for information processor
US4056809A (en) Fast table lookup apparatus for reading memory
KR940015870A (en) Interrupt processing unit of data processing unit
JPH033043A (en) Semiconductor device
KR940022285A (en) Data processing system and processor used in it
KR930014086A (en) Interprocessor data transfer device and method using FIFO and interrupt
JPH0475154A (en) Address setting system for cascade-connected terminal equipment
KR850005108A (en) Digital Device Reliability Improvement Inspection System
KR940007685A (en) Integrated circuit data processor and data processing device using the same
JPS5979334A (en) Register access device
KR880011679A (en) DMA Access Arbitration Device
KR890017919A (en) Card error display device and method of private exchange
JPH0448338A (en) Information processor
JPH07121483A (en) Shared memory access control circuit

Legal Events

Date Code Title Description
WITN Withdrawal due to no request for examination