KR940010577A - Parallel data communication circuit between the remote maintenance board of the SASS system and the PC - Google Patents
Parallel data communication circuit between the remote maintenance board of the SASS system and the PC Download PDFInfo
- Publication number
- KR940010577A KR940010577A KR1019920019201A KR920019201A KR940010577A KR 940010577 A KR940010577 A KR 940010577A KR 1019920019201 A KR1019920019201 A KR 1019920019201A KR 920019201 A KR920019201 A KR 920019201A KR 940010577 A KR940010577 A KR 940010577A
- Authority
- KR
- South Korea
- Prior art keywords
- data
- board
- parallel data
- communication circuit
- rarb
- Prior art date
Links
Landscapes
- Debugging And Monitoring (AREA)
Abstract
본 발명은 사스(SASS) 시스템의 원격 경보 수신보드(RARB)에서 퍼스컴(PC)에로의 병렬 통신을 행하는 회로에 관한 것으로 특히 통신속도 및 통신 품질을 향상시키는 데 적합하도록 한 것이다.The present invention relates to a circuit for performing parallel communication from a remote alarm reception board (RARB) of a SARS system to a personal computer (PC), and is particularly suitable for improving communication speed and communication quality.
종래의 기술은 PCU(40)에서 데이터 송신시 직렬데이타 형태로하여 송신하고 이것을 다시 쉬프트 레지스터(50)에서 병렬데이터 형식으로 변환하기 때문에 데이터 처리보드(60)로의 데이타 송신시 송신시간이 오래걸리고 쉬프트 레지스터에서 데이터 변환시 에러를 유발하는 문제점이 있었다.In the prior art, since the PCU 40 transmits data in the form of serial data and converts it back to the parallel data format in the shift register 50, the transmission time takes longer when the data is transmitted to the data processing board 60. There was a problem that caused errors when converting data in registers.
본 발명은 따라서 원격정보 수신보드(RARB)에서 PC 내부에 있는 데이터 처리보드(60)로의 데이터 전송을 CPU(40)의 메모리 용량확장을 위한 출력포트를 이용하여 직렬데이터로의 변환작업을 거치지 않고 병렬데이터를 곧바로 전송하는 통신회로를 이루도록 한 것이다.Therefore, the present invention does not undergo data conversion from the remote information receiving board (RARB) to the data processing board 60 inside the PC without converting the data into serial data using an output port for expanding the memory capacity of the CPU 40. It is to establish a communication circuit for transmitting parallel data directly.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 본 발명에 의한 통신회로의 블럭회로도.2 is a block circuit diagram of a communication circuit according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920019201A KR940010577A (en) | 1992-10-19 | 1992-10-19 | Parallel data communication circuit between the remote maintenance board of the SASS system and the PC |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019920019201A KR940010577A (en) | 1992-10-19 | 1992-10-19 | Parallel data communication circuit between the remote maintenance board of the SASS system and the PC |
Publications (1)
Publication Number | Publication Date |
---|---|
KR940010577A true KR940010577A (en) | 1994-05-26 |
Family
ID=67210411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019920019201A KR940010577A (en) | 1992-10-19 | 1992-10-19 | Parallel data communication circuit between the remote maintenance board of the SASS system and the PC |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR940010577A (en) |
-
1992
- 1992-10-19 KR KR1019920019201A patent/KR940010577A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR940010577A (en) | Parallel data communication circuit between the remote maintenance board of the SASS system and the PC | |
KR960038645A (en) | Asynchronous serial communication transmitter / receiver between two processors using partner memory | |
US6885217B2 (en) | Data transfer control circuitry including FIFO buffers | |
KR830008233A (en) | Communication multiplexer with device to establish single line priority | |
JPH07131504A (en) | Data transfer device | |
KR950023069A (en) | Interprocessor Communication in Distributed Multiprocessor Switching | |
KR910008414B1 (en) | Circuit for transfering data and transforming data | |
KR920008607A (en) | Computer system with interface of selector board for system expansion function | |
KR960039738A (en) | Pulse code modulation multiple access and switching device using dual port ram | |
KR100253404B1 (en) | Stable resolve register for correcting | |
KR970071294A (en) | A direct memory access (DMA) device using a serial communication controller (SCC) | |
KR930008646A (en) | Personal computer serial communication interface | |
KR950024073A (en) | Personal computer data transceiver | |
US6115581A (en) | Apparatus for communication using multiple radio processing modules | |
KR960016277B1 (en) | Voice data transmission circuit | |
KR970019289A (en) | CIRCUIT FOR INTERFACING BETWEEN AUXILIARY PROCESSOR AND EXTERNAL DEVICE | |
KR960025025A (en) | Interface circuit for matching process matching boards for electronic switchboards and personal computers | |
KR980004318A (en) | Asynchronous Transmit and Receive Unit (UART) | |
KR950022607A (en) | Interprocessor communication device in signal service device | |
KR980004160A (en) | Data display | |
KR920017407A (en) | Data transmission device | |
KR890017605A (en) | Data processing device | |
KR890000958A (en) | Card Reader for Terminal | |
KR970049691A (en) | Serial Data Transfer Control | |
KR910003968A (en) | Transmission and reception data collision detection circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |