KR940008415A - Noise reduction device - Google Patents

Noise reduction device Download PDF

Info

Publication number
KR940008415A
KR940008415A KR1019920017250A KR920017250A KR940008415A KR 940008415 A KR940008415 A KR 940008415A KR 1019920017250 A KR1019920017250 A KR 1019920017250A KR 920017250 A KR920017250 A KR 920017250A KR 940008415 A KR940008415 A KR 940008415A
Authority
KR
South Korea
Prior art keywords
signal
unit
subtractor
input terminal
input
Prior art date
Application number
KR1019920017250A
Other languages
Korean (ko)
Other versions
KR100219705B1 (en
Inventor
백승권
Original Assignee
윤종용
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 윤종용, 삼성전자 주식회사 filed Critical 윤종용
Priority to KR1019920017250A priority Critical patent/KR100219705B1/en
Publication of KR940008415A publication Critical patent/KR940008415A/en
Application granted granted Critical
Publication of KR100219705B1 publication Critical patent/KR100219705B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/14Picture signal circuitry for video frequency region
    • H04N5/21Circuitry for suppressing or minimising disturbance, e.g. moiré or halo

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Picture Signal Circuits (AREA)

Abstract

디지탈 영상처리장치에 있어서 영상신호에 포함된 잡음을 저감시켜주는 장치가 개시된다. 디지탈 순회형 3차원 잡음저감장치에 있어서 코아링회로의 코아링특성을 입력되는 영상신호의 동벡터량에 따라 적응적으로 변화시켜 입력되는 영상신호의 특성에 관계없이 균일한 화질을 갖는 잡음저감된 영상신호를 제공한다.Disclosed is a device for reducing noise included in a video signal in a digital image processing apparatus. In the digital cyclic 3D noise reduction device, the coreing characteristic of the corering circuit is adaptively changed according to the amount of dynamic vector of the input image signal, so that the noise-reduced image has a uniform image quality regardless of the characteristics of the input image signal. Provide a signal.

Description

잡음저감장치Noise reduction device

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3A-3B도는 본 발명예 따른 잡음저감장치를 보이는 블럭도이다.3A-3B are block diagrams showing a noise reduction device according to an embodiment of the present invention.

Claims (2)

일측입력단자에 입력되는 디지탈영상신호에서 타측입력단자에 공급되는 디지탈신호를 감산하고 감산된 신호를 출력하는 제1감산기(21)와; 상기 제1감산기의 출력신호를 입력되는 디지탈 영상신호의 단위주기만큼 지연시켜 출력하는 지연기(23)와; 일측입력단자에 상기 디지탈영상신호를 입력하고 타측입력단자에 상기 지연기의 출력신호를 입력하여 그 차신호를 출력하는 제2감산기(22)와; 상기 제2감산기의 출력신호의 진폭레벨을 변환하는 진폭레벨변환기(24)와; 상기 진폭레벨변환기의 출력신호를 입력되는 디지탈 영상신호의 특성에 따라 선택되는 코아링특성에 따라 코아링처리하여 상기 제1감산기의 타측입력단자에 공급하는 코아링부(26)를 포함하을 특징으로 하는 잡음저감장치.A first subtractor 21 for subtracting the digital signal supplied to the other input terminal from the digital image signal input to the one input terminal and outputting the subtracted signal; A delay unit 23 for delaying and outputting the output signal of the first subtractor by a unit period of the input digital image signal; A second subtractor 22 for inputting the digital video signal to one input terminal and an output signal of the delayer to the other input terminal and outputting the difference signal; An amplitude level converter (24) for converting an amplitude level of the output signal of the second subtractor; And a core ring unit 26 for supplying the output signal of the amplitude level converter to the other input terminal of the first subtractor by performing a core ring processing according to a core ring characteristic selected according to the characteristics of the input digital image signal. Noise reduction device. 제1항에 있어서, 상기 코아링부(26)는 상기 진폭레벨변환부(24)의 출력신호를 입력하고 그에 인가되는 제어신호에 다라 제어되는 코아링특성에 의해 처리하여 출력하는 코아링처리부(26a)와; 입력되는 디지탈 영상신호의 동벡터(motion vector)를 검출하고검출된 동벡터의 크기에 따른 모드신호를 상기 코아링부의 제어신호로서 공급하는 코아링특성선택부(26b)를 구비함을 특징으로 하는 잡음저감장치.The core ring processor 26a of claim 1, wherein the core ring unit 26a inputs an output signal of the amplitude level converting unit 24 and processes and outputs the core signal according to a control ring characteristic controlled according to a control signal applied thereto. )Wow; And a corering characteristic selection unit 26b for detecting a motion vector of the input digital image signal and supplying a mode signal according to the magnitude of the detected dynamic vector as a control signal of the corering unit. Noise reduction device. ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019920017250A 1992-09-22 1992-09-22 Noise reduction device KR100219705B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920017250A KR100219705B1 (en) 1992-09-22 1992-09-22 Noise reduction device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920017250A KR100219705B1 (en) 1992-09-22 1992-09-22 Noise reduction device

Publications (2)

Publication Number Publication Date
KR940008415A true KR940008415A (en) 1994-04-29
KR100219705B1 KR100219705B1 (en) 1999-09-01

Family

ID=19339920

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920017250A KR100219705B1 (en) 1992-09-22 1992-09-22 Noise reduction device

Country Status (1)

Country Link
KR (1) KR100219705B1 (en)

Also Published As

Publication number Publication date
KR100219705B1 (en) 1999-09-01

Similar Documents

Publication Publication Date Title
KR970078437A (en) Image quality improvement method using low-pass filtering and histogram equalization and its circuit
KR910013858A (en) Contour correction circuit and method
US4833537A (en) Noise reduction circuit for video signal having suitable nonlinear processing character
KR900017405A (en) Image signal interpolation circuit
KR940008415A (en) Noise reduction device
KR970068492A (en) Video display device
KR880002169A (en) A video signal recording /
KR930003694A (en) Noise Reduction Circuit by Operating Amount Control in Digital Video Signal
JPH0389627A (en) Digital/analog converter
KR930000650Y1 (en) Noise removing circuit of brightness signal
KR950002393A (en) TV noise canceller
KR900019517A (en) Filter circuit
KR950022785A (en) Video signal converter
KR970057721A (en) Interlaced / Sequential Scan Compatible Circuits in Image Processing Equipment
KR900019514A (en) Video signal processing device
JPH06326761A (en) Echo canceller
KR950005022A (en) Blanking level adjusting method and device
KR940005092A (en) Horizontal contour signal generation circuit
KR920013989A (en) Digital noise canceller
JPH06217377A (en) Voice input device
JPH03235583A (en) Noise reduction circuit
KR960033143A (en) Color signal processor improves the quality of contours on the screen
KR970019675A (en) Motion information detection device
KR950026176A (en) Digital Luminance Crosstalk Cancellation Circuit
KR970056957A (en) Image processing equipment

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070319

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee