KR950026176A - Digital Luminance Crosstalk Cancellation Circuit - Google Patents

Digital Luminance Crosstalk Cancellation Circuit Download PDF

Info

Publication number
KR950026176A
KR950026176A KR1019940003253A KR19940003253A KR950026176A KR 950026176 A KR950026176 A KR 950026176A KR 1019940003253 A KR1019940003253 A KR 1019940003253A KR 19940003253 A KR19940003253 A KR 19940003253A KR 950026176 A KR950026176 A KR 950026176A
Authority
KR
South Korea
Prior art keywords
output signal
multiplication
outputting
delay
signal
Prior art date
Application number
KR1019940003253A
Other languages
Korean (ko)
Inventor
백승웅
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019940003253A priority Critical patent/KR950026176A/en
Publication of KR950026176A publication Critical patent/KR950026176A/en

Links

Landscapes

  • Television Signal Processing For Recording (AREA)

Abstract

영상재생장치에 있어서 재생 휘도신호의 손상을 억제하며 휘도신호의 크로스토크성분을 제거하기 위한 디지탈 휘도 디지탈 휘도 크로스토크 제거회로가 개시되고 있다. 본 발명은 영상 재생을 위한 FM복조신호를 입력받아 1/2곱셈연산하여 출력하는 곱셈수단과, 상기 곱셈수단의 곱셈연산 출력신호를 입력받아 1H시간동안 지연하여 출력하는 지연수단과, 상기 곱셈수단의 곱셈연산 출력신호과 상기 지연수단의 1H시간전 입력된 지연출력신호를 입력받으며, 상기 곱셈수단의 출력신호로부터 상기 지연수단의 출력신호를 감산하여 그 감산결과를 출력하는 제1감산수단과, 소정 크로스토크 기준레벨을 구비하며, 상기 제1감산기의 출력신호를 입력받아 상기 출력신호내에 포함된 상기 기준레벨이하의 크로스토크성분을 제가하여 출력하는 제한수단과, 상기 제한수단의 출력신호를 감산하여 그 감산결과를 출력하는 제2감산수단으로 구성된다.A digital luminance digital luminance crosstalk elimination circuit for suppressing damage of a reproduction luminance signal and removing crosstalk components of a luminance signal in a video reproducing apparatus is disclosed. According to the present invention, multiplication means for receiving an FM demodulation signal for reproducing an image and outputting the result of 1/2 multiplication, delay means for receiving and outputting the multiplication operation output signal of the multiplication means for a delay of 1H time, and the multiplication means First subtraction means for receiving a multiplication operation output signal of and a delay output signal inputted 1H time ago of the delay means, subtracting the output signal of the delay means from the output signal of the multiplication means, and outputting the subtraction result; Limiting means having a crosstalk reference level and receiving an output signal of the first subtractor to subtract and output a crosstalk component below the reference level included in the output signal, and subtracting the output signal of the limiting means; And second subtracting means for outputting the subtraction result.

Description

디지탈 휘도 크로스토크 제거회로Digital Luminance Crosstalk Cancellation Circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명에 따른 크로스 토크 제거회로의 블록 구성도.1 is a block diagram of a crosstalk removing circuit according to the present invention.

Claims (1)

영상재생장치의 휘도 크로스토크 제거회로에 있어서, 영상 재생을 위한 FM복조신호를 입력받아 1/2곱셈연산하여 출력하는 곱셈수단과, 상기 곱셈수단의 곱셈연산 출력신호를 입력받아 1H시간동안 지연하여 출력하는 지연수단과, 상기 곱셈수단의 곱셈연산 출력신호가 상기 지연수단의 1H시간전 입력된 지연출력신호를 입력받으며, 상기 곱셈수단의 출력신호로부터 상기 지연수단의 출력신호를 감산하여 그 감산결과를 출력하는 제1감산수단과, 소정 크로스토크 기준레벨을 구비하며, 상기 제1감산수단의 출력신호를 입력받아 상기 출력신호내에 포함된 상기 기준레벨이하의 크로스토크 성분을 제거하여 출력하는 제한수단과, 상기 제한수단의 출력신호와 영상 재생을 위한 VM복조신호를 입력받으며, 상기 FM복조신호로부터 상기 제한수단의출력신호를 감산하여 그 감산결과를 출력하는 제2감산수단으로 구성함을 특징으로 하는 디지탈 휘도 크로스토크 제거회로.A luminance crosstalk cancellation circuit of an image reproducing apparatus, comprising: multiplication means for receiving an FM demodulation signal for reproducing an image and performing 1/2 multiply operation, and receiving a multiply operation output signal of the multiplication means for 1H time; A delay means for outputting and a delay output signal inputted by the multiplication operation output signal of the multiplication means 1H time ago of the delay means, and subtracting the output signal of the delay means from the output signal of the multiplication means And a first subtracting means for outputting a signal and a predetermined crosstalk reference level, and receiving the output signal of the first subtracting means and removing and outputting a crosstalk component below the reference level included in the output signal. And an output signal of the limiting means and a VM demodulation signal for reproducing an image, and outputting the output signal of the limiting means from the FM demodulation signal. Digital luminance crosstalk elimination circuit, characterized in that consists of second subtraction means for acid and outputs the subtraction result. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019940003253A 1994-02-23 1994-02-23 Digital Luminance Crosstalk Cancellation Circuit KR950026176A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019940003253A KR950026176A (en) 1994-02-23 1994-02-23 Digital Luminance Crosstalk Cancellation Circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019940003253A KR950026176A (en) 1994-02-23 1994-02-23 Digital Luminance Crosstalk Cancellation Circuit

Publications (1)

Publication Number Publication Date
KR950026176A true KR950026176A (en) 1995-09-18

Family

ID=66689566

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019940003253A KR950026176A (en) 1994-02-23 1994-02-23 Digital Luminance Crosstalk Cancellation Circuit

Country Status (1)

Country Link
KR (1) KR950026176A (en)

Similar Documents

Publication Publication Date Title
KR860007828A (en) Video Signal Circulation Filter
KR910013951A (en) Luminance / Color Signal Separation Circuit of Composite Video Signal
KR940010805A (en) Noise reduction circuit
KR890016860A (en) Image quality improvement circuit
KR840006745A (en) Video signal recorder
KR910006921A (en) Image signal processing circuit
KR910019463A (en) Video signal processor
KR910002284A (en) Luminance / Color Signal Separation and Noise Reduction Circuits with 3-Line Logic Comb Filter
KR910014919A (en) Noise Reduction Circuit for Image Signal Recorder
KR950026176A (en) Digital Luminance Crosstalk Cancellation Circuit
KR910005704A (en) Signal Separator
KR890001379A (en) Video signal processing method and converter for same
KR910021118A (en) Noise cancellation circuit
KR970008071A (en) Color signal processing device to remove leakage
KR850000861A (en) Video signal processor
KR880004464A (en) Digital signal regeneration circuit device
KR910002285A (en) Luminance Signal Processing Circuit Using 3 Line Logic Comb Filter
KR920000058A (en) Video signal playback device
JPS56132878A (en) Noise reducing device
KR930015316A (en) Circulating comb filter
JPS58223973A (en) Noise reduction circuit
KR930000650Y1 (en) Noise removing circuit of brightness signal
JPS51130117A (en) Video signal clipping circuit
JPS6486238A (en) Subtracter
KR910007376A (en) Image signal processing circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration