KR940007547Y1 - Pop noise cancellor for tv sound switch - Google Patents

Pop noise cancellor for tv sound switch Download PDF

Info

Publication number
KR940007547Y1
KR940007547Y1 KR2019910025324U KR910025324U KR940007547Y1 KR 940007547 Y1 KR940007547 Y1 KR 940007547Y1 KR 2019910025324 U KR2019910025324 U KR 2019910025324U KR 910025324 U KR910025324 U KR 910025324U KR 940007547 Y1 KR940007547 Y1 KR 940007547Y1
Authority
KR
South Korea
Prior art keywords
transistor
pseudo
switch
resistor
capacitor
Prior art date
Application number
KR2019910025324U
Other languages
Korean (ko)
Other versions
KR930017102U (en
Inventor
김진우
Original Assignee
대우전자 주식회사
배순훈
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 대우전자 주식회사, 배순훈 filed Critical 대우전자 주식회사
Priority to KR2019910025324U priority Critical patent/KR940007547Y1/en
Publication of KR930017102U publication Critical patent/KR930017102U/en
Application granted granted Critical
Publication of KR940007547Y1 publication Critical patent/KR940007547Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03G—CONTROL OF AMPLIFICATION
    • H03G3/00—Gain control in amplifiers or frequency changers
    • H03G3/20—Automatic control
    • H03G3/30—Automatic control in amplifiers having semiconductor devices
    • H03G3/34—Muting amplifier when no signal is present or when only weak signals are present, or caused by the presence of noise signals, e.g. squelch systems
    • H03G3/348—Muting in response to a mechanical action or to power supply variations, e.g. during tuning; Click removal circuits
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/44—Receiver circuitry for the reception of television signals according to analogue transmission standards
    • H04N5/60—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals
    • H04N5/607—Receiver circuitry for the reception of television signals according to analogue transmission standards for the sound signals for more than one sound signal, e.g. stereo, multilanguages

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Amplifiers (AREA)

Abstract

내용 없음.No content.

Description

슈우도사운드스위치 온(ON)시 팝(POP) 노이즈제거회로POP noise canceling circuit when the pseudo-sound switch is on

제 1 도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

1 : 슈우도스위치 TR1-TR2: 트랜지스터1: pseudo switch TR 1 -TR 2 : transistor

R1-R10: 저항 C1~C6: 콘덴서R 1 -R 10 : Resistor C 1 ~ C 6 : Capacitor

ZD : 제너다이오드: 탭(TAP)ZD: Zener Diode : Tap

본 고안은 C/TV중 슈우도스테레오를 만드는 TV 또는 비디오카세트레코더중 기계적으로 스위치(switch)하는 전자기기에 있어서, 특히, 슈우도스위치온(ON)시 순간 펄스에 의한 팝(POP) 노이즈 성분을 완전 개선시키기 위한 슈우도사운드스위치(pseudo sound switch) 온(ON) 팝노이즈(pop noise)제거회로에 관한 것이다.The present invention is an electronic device that mechanically switches in a TV or video cassette recorder that makes a pseudo-stereo in C / TV, and particularly, a pop noise component caused by a momentary pulse at the time of pseudo-switched on. The present invention relates to a pseudo sound switch ON pop noise canceling circuit for completely improving the performance of the present invention.

종래에는 슈우도스위치를 단순히 슈우도, 모노(mono)를 절환할때는 스위치 온(ON)시에 순간 12V B+전압을 공급하여 팝노이즈가 발생하게 되어 사용자의 청각에 상당한 불편을 주는 문제점이 발생되었던 것이다.Conventionally, when switching the pseudo switch simply to switch between the pseudo and mono, a voltage of 12 V B + is supplied instantaneously when the switch is turned on, which causes pop noise, which causes considerable inconvenience to the user's hearing. will be.

따라서 본 고안은 상기와 같은 문제점을 해결하기 위하여 안출된 것으로 슈우도스위치온(ON)시에 순간 12V B+라인을 리세트(reset)시켜 팝노이즈를 제거하여 사용자에게 안정감을 제공하는데 본 고안의 목적이 있는 것이다.Therefore, the present invention has been devised to solve the above problems, and resets the 12V B + line at the time of pseudo-switch ON to remove pop noise, thereby providing stability to the user. There is a purpose.

이하 첨부된 도면에 의해 본 고안의 구성을 상세히 설명하면 다음과 같다.Hereinafter, the configuration of the present invention by the accompanying drawings in detail as follows.

슈우도스위치(1)의 슈우도단자(pseudo)를 콘덴서(C2)와 저항(R2)를 거쳐 트랜지스터(Q3) 베이스에 접속되게 하되 저항(R5-R7)을 통해 이의 콜렉터 및 트랜지스터(Q2) 베이스에 콜렉터에 연결하는 한편 트랜지스터(Q1)에미터와 연결짖고 콘덴서(C3)(C4)와 저항(R1)(R3)(R4)을 경유하여 트랜지스터(Q3) 에미터에 접속되게하며 슈우도스위치(1)의 슈우도 B+12V단자를 저항(R10)을 거쳐 트랜지스터(Q1) 콜렉터에 인가하되 저항(R9)과 콘덴서(C1)를 거쳐 트랜지스터(Q1) 베이스에 접속시키며 트랜지스터(Q2) 에미터에 저항(R8)과 콘덴서(C4)를 접속시켜서 출력단(output)과 연결하여 구성된 슈우도사운드스위치온(ON)시 팝노이즈제거회로인 것이다.The pseudo terminal of the pseudo switch 1 is connected to the base of the transistor Q 3 through a capacitor C 2 and a resistor R 2 , and a collector thereof through the resistors R 5- R 7 . Connect to the collector at the base of transistor Q 2 while connecting to the emitter of transistor Q 1 and connect the transistor (C 3 ) (C 4 ) and resistor (R 1 ) (R 3 ) (R 4 ) Q 3 ) Connect to the emitter and apply the pseudo B + 12V terminal of the pseudo switch (1) to the transistor (Q 1 ) collector through the resistor (R 10 ), but the resistor (R 9 ) and the capacitor (C 1 ) When connected to the base of transistor (Q 1 ) and connected to the output terminal by connecting resistor (R 8 ) and capacitor (C 4 ) to the transistor (Q 2 ) emitter, It is a pop noise reduction circuit.

상기와 같은 구성으로 이루어진 본 고안의 작용 및 효과를 이하 첨부된 도면에 의해 상세히 설명하면 다음과 같다.If described in detail by the accompanying drawings the operation and effects of the present invention made of the above configuration as follows.

기존에는 슈우도스위치(1)를 3단자(pseudo, input, mono)만 스위치로 사용하였으나, 본 고안에서는 6단자(pseude B+12V, 12VB+, NON connection)스위치를 이용해 슈우도스위치(1) 온(ON)시 B+(12V)순간펄스에 의해 팝노이즈를 제거시킨다.Conventionally, only three terminals (pseudo, input, mono) are used as the switch, but in the present invention, the six switch (pseude B + 12V, 12VB + , NON connection) switches are used for the pseudo switch (1). When turned ON, pop noise is removed by B + (12V) instantaneous pulses.

동작원리는 슈우도스위치(1) 온(ON)시 B+(12V)가 저항(R9)을 통해 콘덴서(C1)에 충전(charge)되는데 상기 콘덴서(C1)에 충전되는 시간만큼 타임릴레이가 되고 일정시간이 되면 충전이 완료되고 제너다이오드(ZD)에 의해 12V로 포화(saturation)되어 트랜지스터(Q1)를 통해 일정한 12v가 인가된다.The operation principle is that B + (12V) is charged to the capacitor C 1 through the resistor R 9 when the pseudo switch 1 is ON, and the time is charged by the capacitor C 1 . When the relay becomes a predetermined time, the charging is completed and saturated to 12V by the zener diode ZD, and a constant 12v is applied through the transistor Q 1 .

따라서 순간 슈우도스위치(1) 온(ON)시 콘덴서(C1)에 12V(B+)의 전압이 리세트(reset)되므로 탭에서 나온 정현파가 콘덴서(C2)와 저항(R2)을 통과하므로서 직류를 결합(decoupling)시키므로 직류레벨이 블로킹(blocking)된 정현파가 탭에 있고 저항(R5-R7)이 12V(B+)를 디바이드시켜 트랜지스터(Q3)를 동작시킨다.Therefore, the voltage of 12 V (B + ) is reset to the capacitor C 1 when the instantaneous pseudo switch 1 is ON. Since the sine wave from passes through the capacitor (C 2 ) and the resistor (R 2 ) to decoupling the direct current, the sine wave with the DC level blocked (tap) And resistors R 5 -R 7 divide 12V (B + ) to operate transistor Q 3 .

그러면 직류레벨이 블로킹된 신호와 저항(R6)을 통과한 직류(DC)가 협쳐져 정현파가 반전되고 증폭된 정현파가 트랜지스터(Q3) 콜레터단에 나온다.Then, the signal whose DC level is blocked and the DC (DC) passing through the resistor (R 6 ) are narrowed so that the sine wave is inverted and the amplified sine wave comes out of the transistor (Q 3 ) collet stage.

즉, 탭에 나타난 반전신호가 트랜지스터(Q2) 베이스에 걸리는데 저항(R7)의 전압강하에 의해 트랜지스터(Q2)가 동작하여 탭에 나타난 정현파에 대해 트랜지스터(Q2) 베이스에 걸린 180°의 위상이 빠른 정현파가 탭과 콘덴서(C4)를 통해 출력단(output)에 출력된다.Ie tab The inverted signal shown in Fig. 2 is applied to the base of the transistor Q 2 and the transistor Q 2 is operated due to the voltage drop of the resistor R 7 . 180 ° fast phase sinusoidal tap on transistor (Q 2 ) base for sine wave shown in And is output to the output (output) through the condenser (C 4 ).

이때 출력단(output)에는 직류레벨이 있는데 이를 블로킹시키기 위해 콘덴서(C4)를 사용하여 위상이 다른 정현파가 나와 슈우도스테레오(pseudo stereo)가 동작을 하게 된다.At this time, the output terminal (DC) has a DC level, and to block it, a sinusoidal wave having a different phase comes out using a capacitor (C 4 ) to operate a pseudo stereo.

상술한 바와 같이 본 고안은 슈우도스위치온(ON)시 순간 펄스에 의한 팝노이즈(pop noise)성분을 완전히 개선시킬수 있는 유용한 고안인 것이다.As described above, the present invention is a useful design that can completely improve the pop noise component due to the instantaneous pulse at the time of the pseudo switch on.

Claims (1)

슈우도스위치(1)를 콘덴서(C2)와 저항(R2)을 통해 트랜지스터(Q3)베이스에 접속하고 콘덴서(C3)(C5)와 저항(R1)(R3)(R4)을 트랜지스터(Q3)에미터에 접속시키고 저항(R5-R7)을 트랜지스터(Q2)베이스 및 콜렉터와 트랜지스터(Q3) 콜렉터에 연결하고 트랜지스터(Q2) 에미터에 콘덴서(C4)와 저항(R8)을 연결시킨 통상의 3단자 슈우도사운드스위치회로에 있어서 슈우도스위치(1)에 3단자를 추가하여 이를 저항(R10)을 통해 트랜지스터(Q1)콜렉터와 연결하고 저항(R9)과 콘덴서(C1) 및 제너다이오드(ZD)를 베이스에 접속시키고 에미터에 콘덴서(C6)를 두어 트랜지스터(Q2)(Q3)에 연결되게 구성함을 특징으로 하는 슈우도사운드스위치온(ON)시 팝노이즈 제거회로.Connect the pseudo switch (1) to the base of the transistor (Q 3 ) through the capacitor (C 2 ) and the resistor (R 2 ) and connect the capacitor (C 3 ) (C 5 ) and the resistor (R 1 ) (R 3 ) (R 4 ) to the transistor (Q 3 ) emitter, resistors (R 5 -R 7 ) to the transistor (Q 2 ) base and collector and transistor (Q 3 ) collector, and to the transistor (Q 2 ) emitter In a conventional three-terminal pseudo-sound switch circuit connecting C 4 ) and a resistor (R 8 ), three terminals are added to the pseudo switch (1), which is connected to the transistor (Q 1 ) collector through a resistor (R 10 ). And connects resistor (R 9 ), capacitor (C 1 ) and zener diode (ZD) to the base, and puts capacitor (C 6 ) on the emitter so that it is connected to transistor (Q 2 ) (Q 3 ) Pop-noise suppression circuit when Shudo sound switch is ON.
KR2019910025324U 1991-12-31 1991-12-31 Pop noise cancellor for tv sound switch KR940007547Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019910025324U KR940007547Y1 (en) 1991-12-31 1991-12-31 Pop noise cancellor for tv sound switch

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019910025324U KR940007547Y1 (en) 1991-12-31 1991-12-31 Pop noise cancellor for tv sound switch

Publications (2)

Publication Number Publication Date
KR930017102U KR930017102U (en) 1993-07-29
KR940007547Y1 true KR940007547Y1 (en) 1994-10-22

Family

ID=19326838

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019910025324U KR940007547Y1 (en) 1991-12-31 1991-12-31 Pop noise cancellor for tv sound switch

Country Status (1)

Country Link
KR (1) KR940007547Y1 (en)

Also Published As

Publication number Publication date
KR930017102U (en) 1993-07-29

Similar Documents

Publication Publication Date Title
KR920009063A (en) Muting circuit for TV receiver
KR940007547Y1 (en) Pop noise cancellor for tv sound switch
SE437593B (en) FAILURE ELIMINATING CIRCUIT
KR930009237A (en) Filter circuit for electronic pickup
KR920004062Y1 (en) Malfunction protection circuit for muting circuit
KR900004472Y1 (en) Moise eleminating circuit for television audio auto-converter
JPS604305Y2 (en) Muting circuit
JPH07120935B2 (en) Switching circuit
SU1649653A1 (en) Transistorized key
JPS6128288Y2 (en)
JPS61195026A (en) Mute circuit
JP2790471B2 (en) Muting circuit
KR970001590Y1 (en) Pop-noise eliminating circuit during remocon power on.
JPH0215414Y2 (en)
KR890007289Y1 (en) Volume reset circuit
KR880000916Y1 (en) Reset delay circuit
KR900006810Y1 (en) Noise reduction circuit in transferring of surround mode
KR880000038Y1 (en) Muting circuit
KR900006815Y1 (en) Automatic switching circuit of melody in case of video signal output for vcr
JPH0442844B2 (en)
JPS5813634Y2 (en) Muting signal generation circuit
KR900008895Y1 (en) Pop noise reduction circuit
KR900004784Y1 (en) Fade-in/out controller for electronic volume of audio component
SU1035709A1 (en) Apparatus for multiple automatic repetition switching-on of switch
JPS5811077Y2 (en) switching circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 20000929

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee