KR940001153A - Serial Access Memory Device with Common Input and Output Data Lines - Google Patents

Serial Access Memory Device with Common Input and Output Data Lines Download PDF

Info

Publication number
KR940001153A
KR940001153A KR1019920009550A KR920009550A KR940001153A KR 940001153 A KR940001153 A KR 940001153A KR 1019920009550 A KR1019920009550 A KR 1019920009550A KR 920009550 A KR920009550 A KR 920009550A KR 940001153 A KR940001153 A KR 940001153A
Authority
KR
South Korea
Prior art keywords
data
output
input
write
access memory
Prior art date
Application number
KR1019920009550A
Other languages
Korean (ko)
Other versions
KR950003399B1 (en
Inventor
문진석
Original Assignee
김광호
삼성전자주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자주식회사 filed Critical 김광호
Priority to KR1019920009550A priority Critical patent/KR950003399B1/en
Publication of KR940001153A publication Critical patent/KR940001153A/en
Application granted granted Critical
Publication of KR950003399B1 publication Critical patent/KR950003399B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Dram (AREA)

Abstract

본 발명은 반도체 메모리장치에 관한 것으로, 특히 입/출 공통 데이타 라인을 가지는 시리얼 액세스 메모리장치에 관한 것으로서, 입/출력 데이타 라인을 가지는 시리얼 액세스 메모리장치에서, 종래 기술에서 센서앰프와 데이타 출력버퍼 및 라이트데이타 드라이버와 데이타 입력 버퍼를 각각 연결하는 데이타 라인을 가지는 것을 개량하여 상기 센서앰프와 데이타 출력버퍼 및 라이트데이타 드라이버와 데이타 입력 버퍼를 연결하는 데이타 라인을 공통으로 사용할 수 있도록 배선함으로써, 상기 데이타라인의 갯수가 감소되고, 그에 따라 셀면적이 감소되는 시리얼 액세스 메모리 장치를 제공한다.BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor memory device, and more particularly, to a serial access memory device having input / output common data lines. The present invention relates to a serial access memory device having input / output data lines. The data line is improved by having a data line connecting the write data driver and the data input buffer to each other so that the sensor amplifier and the data output buffer and the data line connecting the write data driver and the data input buffer can be commonly used. There is provided a serial access memory device in which the number of s is reduced and thus the cell area is reduced.

Description

입/출력 공통 데이타라인을 가지는 시리얼 액세스 메모리장치Serial Access Memory Device with Common Input and Output Data Lines

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 종래기술에 의한 시리얼 액세스 메모리의 데이타 입/출력 패스.1 is a data input / output path of a serial access memory according to the prior art.

제2도는 본 발명에 따른 시리얼 액세스 메모리의 데이타 입/출력 패스.2 is a data input / output path of a serial access memory according to the present invention.

제3도는 본 발명의 따른 비디오램의 시리얼 데이타 입/출력 패스의 일례.3 is an example of a serial data input / output path of a video RAM according to the present invention.

Claims (5)

반도체 메모리장치에 있어서, 시리얼 액세스 메모리(201)와, 상기 시리얼 액세스 메모리(201)의 데이타를 입/출력 하는 입/출력 데이타라인과, 상기 시리얼 액세스 메모리(201)와 상기 입/출력 데이타라인과의 접속을 제어하는 게이트 트랜지스터(202)와, 상기 데이타라인의 데이타를 입력하는 리드-라이트 멀티플렉서(203)와, 상기 리드-라이트 멀티플렉서(203)에 각각 병렬접속되는 센서앰프(204) 및 라이트 데이타 드라이버(206)와, 상기 센서앰프(204)와 라이트 데이타 드라이버(206)의 출력에 각각 공통접속되는 데이타 출력 버퍼(205)와 데이타 입력 버퍼(207)와, 상기 데이타 출력 버퍼(205)와 데이타 입력 버퍼(207)의 출력에 공통접속되는 입/출력 패드(208)로 이루어짐을 특징으로 하는 반도체 메모리장치.A semiconductor memory device comprising: a serial access memory (201), an input / output data line for inputting / outputting data of the serial access memory (201), the serial access memory (201), and an input / output data line; Sensor transistor 204 and write data connected in parallel to the gate transistor 202 for controlling the connection of the circuit, the read-write multiplexer 203 for inputting data of the data line, and the read-write multiplexer 203, respectively. A data output buffer 205 and a data input buffer 207, which are commonly connected to the driver 206, the outputs of the sensor amplifier 204 and the write data driver 206, and the data output buffer 205 and the data. And an input / output pad (208) commonly connected to the output of the input buffer (207). 제1항에 있어서, 상기 리드-라이트 멀티플렉서는 리드동작과 라이트동작시에 각각 멀티플렉서로 동작함을 특징으로 하는 반도체 메모리장치.2. The semiconductor memory device according to claim 1, wherein the read-write multiplexer operates as a multiplexer during read and write operations, respectively. 시리얼 액세스 메모리(301)와, 입/출력 데이타라인을 통하여 상기 시리얼 액세스 메모리(301)에 접속되는 리드-라이트 멀티플렉서(303)와, 상기 리드-라이트 멀티플렉서(303)에 병렬접속되는 센서앰프(304) 및 라이트 데이타 드라이버(305)와, 상기 센서앰프(304)와 라이트 데이타 드라이버(305)의 출력에 연결되는 데이타 입/출력 버퍼(306, 307)를 구비하는 시리얼 액세스 메모리장치에 있어서, 상기 센서앰프(304)와 라이트 데이타 드라이버(305)에 공통으로 접속되고, 상기 데이타 입/출력 버퍼(306, 307)에 공통으로 접속되는 입/출력 공통 데이타라인을 구비함을 특징으로 하는 시리얼 액세스 메모리장치.Serial access memory 301, a read-write multiplexer 303 connected to the serial access memory 301 via input / output data lines, and a sensor amplifier 304 connected in parallel to the read-write multiplexer 303. And a write data driver 305 and data input / output buffers 306 and 307 connected to an output of the sensor amplifier 304 and the write data driver 305, wherein the sensor A serial access memory device comprising an input / output common data line commonly connected to the amplifier 304 and the write data driver 305 and commonly connected to the data input / output buffers 306 and 307. . 제3항에 있어서, 상기 입/출력 공통 데이타라인은 상기 센서앰프(304)의 출력 데이타 라인과 상기 라이트 데이타 드라이버(305)의 입력 데이타라인에 공통접속되고, 상기 데이타 입력 버퍼(306)의 출력 데이타라인과 상기 출력버퍼(307)의 입력 데이타라인에 공통접속됨을 특징으로 하는 시리얼 액세스 메모리장치.4. The input / output common data line of claim 3, wherein the input / output common data line is commonly connected to an output data line of the sensor amplifier 304 and an input data line of the write data driver 305, and output of the data input buffer 306. Serial connection memory device characterized in that the common connection to the data line and the input data line of the output buffer (307). 제3항에 있어서, 상기 리드-라이트 멀티플렉서는 리드동작과 라이트동작시에 각각 멀티플렉서로 동작함을 특징으로 하는 시리얼 액세스 메모리장치.4. The serial access memory device of claim 3, wherein the read-write multiplexer operates as a multiplexer during read and write operations, respectively. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019920009550A 1992-06-02 1992-06-02 Serial access memory device with input/output common data line KR950003399B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920009550A KR950003399B1 (en) 1992-06-02 1992-06-02 Serial access memory device with input/output common data line

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920009550A KR950003399B1 (en) 1992-06-02 1992-06-02 Serial access memory device with input/output common data line

Publications (2)

Publication Number Publication Date
KR940001153A true KR940001153A (en) 1994-01-10
KR950003399B1 KR950003399B1 (en) 1995-04-12

Family

ID=19334074

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920009550A KR950003399B1 (en) 1992-06-02 1992-06-02 Serial access memory device with input/output common data line

Country Status (1)

Country Link
KR (1) KR950003399B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100295924B1 (en) * 1997-04-24 2001-08-07 다니구찌 이찌로오, 기타오카 다카시 Frame buffer memory with look-up table

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100295924B1 (en) * 1997-04-24 2001-08-07 다니구찌 이찌로오, 기타오카 다카시 Frame buffer memory with look-up table

Also Published As

Publication number Publication date
KR950003399B1 (en) 1995-04-12

Similar Documents

Publication Publication Date Title
JPH01154391A (en) Memory cell circuit
KR930003153A (en) Semiconductor integrated circuit device
KR940007884A (en) Semiconductor devices
KR940007887A (en) Semiconductor memory device
KR910001771A (en) Semiconductor memory device
KR880000862A (en) Data transmission circuit
KR910010530A (en) High speed recording circuit in RAM test
KR920017115A (en) Semiconductor memory device
JPH06195968A (en) Integrated semiconductor memory device
KR970017658A (en) Semiconductor memory device to reduce cycle time
KR960025011A (en) Data input / output detection circuit of memory device
KR940001153A (en) Serial Access Memory Device with Common Input and Output Data Lines
ATE159377T1 (en) INTEGRATED SEMICONDUCTOR MEMORY ARRANGEMENT
KR100227272B1 (en) Semiconductor memory apparatus of internal read/write function in one cycle
KR100264076B1 (en) Dram increasing current of data output driver
US6021062A (en) Semiconductor memory device capable of reducing a load imposed upon a sense amplifier to shorten a sensing time
KR930001210A (en) Semiconductor memory circuit with bit clear and register initialization
KR970051140A (en) Semiconductor memory device sharing address pin and data pin
KR100299179B1 (en) High-speed semiconductor memory device
KR940006266A (en) Semiconductor memory
KR940007881A (en) Precharge and Equalization Circuits of Data Input / Output Lines
KR970051310A (en) Dual port SRAM with single SRAM cell
KR970076803A (en) Semiconductor Memory Device with Separate Extended Data Output Mode
KR870010440A (en) Interfacing Control Circuit of CD-ROM Driver
KR100247906B1 (en) Data processing method

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010308

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee