KR930023992A - VRL's automatic color signal correction system - Google Patents

VRL's automatic color signal correction system Download PDF

Info

Publication number
KR930023992A
KR930023992A KR1019920008561A KR920008561A KR930023992A KR 930023992 A KR930023992 A KR 930023992A KR 1019920008561 A KR1019920008561 A KR 1019920008561A KR 920008561 A KR920008561 A KR 920008561A KR 930023992 A KR930023992 A KR 930023992A
Authority
KR
South Korea
Prior art keywords
signal
output signal
error voltage
output
switch
Prior art date
Application number
KR1019920008561A
Other languages
Korean (ko)
Other versions
KR940004511B1 (en
Inventor
홍성현
Original Assignee
이헌조
주식회사 금성사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이헌조, 주식회사 금성사 filed Critical 이헌조
Priority to KR1019920008561A priority Critical patent/KR940004511B1/en
Publication of KR930023992A publication Critical patent/KR930023992A/en
Application granted granted Critical
Publication of KR940004511B1 publication Critical patent/KR940004511B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/64Circuits for processing colour signals
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N9/00Details of colour television systems
    • H04N9/77Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase
    • H04N9/78Circuits for processing the brightness signal and the chrominance signal relative to each other, e.g. adjusting the phase of the brightness signal relative to the colour signal, correcting differential gain or differential phase for separating the brightness signal or the chrominance signal from the colour television signal, e.g. using comb filter

Abstract

본 발명은 브이씨알에서 컬러신호 APC단의 입력 색신호 선택에 관한 것으로, 스위치(12)를 통해 현재라인의 색신호(V1)와 이전라인의 색신호(V2)를 선택하되, 래치(17)(18)를 통해 현재라인의 에러전압, 이전라인의 에러전압을 래치한 후, 비교기(CP)를 통해 그 에러전압을 비교하여 에러전압이 낮은 라인의 신호가 선택되게 그 스위치(12)의 스위칭을 제어하고, 이때 위상검출기(15)에 출력되는 에러전압이 제어를 받아 메인컨버터(8)에서 원래의 주파수가 복원되도록 하였다.The present invention relates to an input color signal selecting a color signal APC stage at V CR, but through the switch 12 select the color signal (V 1) and a color signal (V 2) of a previous line of the current line, a latch 17 ( 18) latch the error voltage of the current line and the error voltage of the previous line, and compare the error voltage through a comparator (CP) to switch the switch 12 so that the signal of the line with the lower error voltage is selected. At this time, the error voltage output to the phase detector 15 is controlled so that the original frequency is restored in the main converter 8.

Description

브이씨알의 재생 색신호 자동 보정 시스템VRL's automatic color signal correction system

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

첨부한 도면은 본 발명 브이씨알의 재생 색신호 자동 보정 시스템에 대한 블록도.The accompanying drawings are block diagrams of an automatic reproduction color signal correcting system of the VR of the present invention.

Claims (1)

휘도신호(Y)에 색신호(C)를 더하는 가산기(A)와, 수평동기 분리기(5)의 출력신호에 에러전압을 곱하여 그에따른 신호를 출력하는 40fH브이씨오(6)와, 상기 40fH브이씨오(6)의 출력신호에 에러전압을 더하는 서브 컨버터(7)와, 재생된 복합영상신호에 서브컨버터(7)의 출력신호를 곱하여 원래의 주파수를 복원해내는 메인컨버터(8)와, 상기 메인컨버터(8)의 출력신호에 대해 색부반송파를 중심으로 대역필터링하는 대역필터(9)와, 상기 대역필터(9)의 출력신호를 1수평라인 지연출력 하는 콤필터(10)와, 상기 콤필터(10)의 입,출력신호를 더하여 이를 상기 가산기(4)의 일측 입력신호로 공급하는 가산기(11)와, 상기 콤필터(10)에 입력되는 현재라인의 신호, 그 콤필터(100)에 출력되는 이전라인의 신호중에서 하나의 신호를 선택하는 스위치(12)와, 상기 스위치(12)의 출력신호에서 컬러 버스트를 분리해내는 버스트 게이트(13)와,상기 버스트 게이트(13)의 출력신호와 크리스탈 브이씨오(14)로부터 공급되는 신호의 위상을 비교하여 그에따른 에러전압을 출력하는 위상 검출기(15)와,상기 위상검출기(15)의 출력신호를 적정수준으로 증폭하는 증폭기(AMP)와, 상기증폭기(AMP)의 출력신호를 적분하는 적분기(16)와, 상기 적분기(16)에 출력되는 신호에 대해 이전라인의 에러전압, 현재라인의 에러전압을 래치하는 래치(17),(18)와,재생펄스를 미분하는 미분기(19)와, 상기 미분기(19)의 출력신호의 상승에지,하강에지에서 각기 설정된 시간동안 고전위 펄스를 발생하여 상기 래치(17),(18)를 1수평라인 간격으로 번갈아가면서 리세트시키는 모노멀티(20),(21)와,상기 모노멀티(20),(21)의 출력신호를 토대로 현재라인의 에러전압과 이전라인의 에러전압의 크기를 비교하는 비교기(CP)와, 상기 재생펄스(PB)와 비교기(CP)의 출력신호를 오아링하여 그 결과치로 상기 스위치(12)의 스위칭을 제어하는 오아게이트(OR)로 구성한 것을 특징으로 하는 브이씨알의 재생 색신호 자동 보정 시스템.An adder A which adds the color signal C to the luminance signal Y, a 40f H VSI 6 which multiplies the output signal of the horizontal synchronization separator 5 with an error voltage and outputs the corresponding signal, and the 40f The sub converter 7 which adds an error voltage to the output signal of the H V. 6 and the main converter 8 which multiplies the reproduced composite video signal by the output signal of the sub converter 7 to restore the original frequency. And a band filter 9 for band filtering the output signal of the main converter 8 based on the color carrier, and a comb filter 10 for delaying the output signal of the band filter 9 by one horizontal line. An adder 11 which adds an input / output signal of the comb filter 10 and supplies it as an input signal of one side of the adder 4, a signal of a current line input to the comb filter 10, the comb filter thereof A switch 12 for selecting one signal from a signal of a previous line output to 100 and an output of the switch 12 Burst gate 13 for separating the color burst from the signal, and phase detector for comparing the phase of the output signal of the burst gate 13 and the signal supplied from the crystal VSI 14 and outputs the corresponding error voltage (15), an amplifier (AMP) for amplifying the output signal of the phase detector (15) to an appropriate level, an integrator (16) for integrating the output signal of the amplifier (AMP), and an output to the integrator (16) Latches 17 and 18 for latching the error voltage of the previous line, the error voltage of the current line, the differentiator 19 for differentiating the regeneration pulse, and the rising edge of the output signal of the differentiator 19 with respect to the signal. The mono-multi (20), (21) and the mono-multi (20) to generate a high potential pulse for each set time at the falling edge to alternately reset the latch (17, 18) by one horizontal line interval, ), Based on the output signal of (21), the error voltage of the current line and The comparator CP for comparing the magnitude of the voltage voltage and the output signal of the regeneration pulse PB and the comparator CP are ringed, and the result is an oragate OR that controls the switching of the switch 12. Automatic regeneration color signal correction system of V-C characterized by the above-mentioned. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임※ Note: The disclosure is based on the initial application.
KR1019920008561A 1992-05-20 1992-05-20 Reproduced color signal automatic correcting system KR940004511B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019920008561A KR940004511B1 (en) 1992-05-20 1992-05-20 Reproduced color signal automatic correcting system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019920008561A KR940004511B1 (en) 1992-05-20 1992-05-20 Reproduced color signal automatic correcting system

Publications (2)

Publication Number Publication Date
KR930023992A true KR930023992A (en) 1993-12-21
KR940004511B1 KR940004511B1 (en) 1994-05-25

Family

ID=19333342

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019920008561A KR940004511B1 (en) 1992-05-20 1992-05-20 Reproduced color signal automatic correcting system

Country Status (1)

Country Link
KR (1) KR940004511B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7411629B2 (en) 2004-06-21 2008-08-12 Samsung Electronics Co., Ltd. Method and apparatus for correcting frequency characteristics of carrier chrominance signal

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR200483765Y1 (en) * 2016-12-30 2017-06-21 이경훈 Environmental Information System using Signal Lamp

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7411629B2 (en) 2004-06-21 2008-08-12 Samsung Electronics Co., Ltd. Method and apparatus for correcting frequency characteristics of carrier chrominance signal
KR101018383B1 (en) * 2004-06-21 2011-03-02 삼성전자주식회사 Method and apparatus for compensating frequency characteristics of color signals with sub carrier

Also Published As

Publication number Publication date
KR940004511B1 (en) 1994-05-25

Similar Documents

Publication Publication Date Title
US4647968A (en) Analog-to-digital conversion system as for a narrow bandwidth signal processor
JPH02276371A (en) Clamping circuit for video signal
US4707741A (en) Video signal clamping with clamp pulse width variation with noise
KR930011590B1 (en) Phase locked loop system
JPH08237518A (en) Adaptive synchronizing signal separator
JP3996230B2 (en) Video signal clamping circuit
KR930023992A (en) VRL's automatic color signal correction system
EP0281175B1 (en) Clamping circuit for a television transmission system
JPH0147077B2 (en)
KR970007810B1 (en) Automatic phase controlling circuit for processing reproduced chroma signals
GB2247590A (en) Correcting burst phase when replaying a recorded colour signal
JPS62209976A (en) Video signal dc stabilizing system
KR940008736B1 (en) Error detecting circuit of time axis
US5398006A (en) Method and apparatus for automatic loop control
JPS62189885A (en) Automatic gain controller
SU970445A1 (en) Device for synchro pulse extraction
JPS647556B2 (en)
KR0120589B1 (en) Digital noise reduction apparatus
KR0137537B1 (en) A device for transforming video signal of video conferencing system
KR930002110B1 (en) Clamp circuit of digital video processing system
KR0124842Y1 (en) Synchorization separation method and apparatus of composite image signal
JPH0253973B2 (en)
JPH07240762A (en) Timing automatic adjustment discrimination circuit
JPH01181212A (en) Interdigital filter
JPH09154040A (en) Dc restoration circuit

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020430

Year of fee payment: 9

LAPS Lapse due to unpaid annual fee