KR930015666A - Synchronous Signal Processing Device in Image System - Google Patents

Synchronous Signal Processing Device in Image System Download PDF

Info

Publication number
KR930015666A
KR930015666A KR1019910023342A KR910023342A KR930015666A KR 930015666 A KR930015666 A KR 930015666A KR 1019910023342 A KR1019910023342 A KR 1019910023342A KR 910023342 A KR910023342 A KR 910023342A KR 930015666 A KR930015666 A KR 930015666A
Authority
KR
South Korea
Prior art keywords
circuit
reference voltage
frequency
oscillation
synchronization
Prior art date
Application number
KR1019910023342A
Other languages
Korean (ko)
Other versions
KR950006355B1 (en
Inventor
이문기
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910023342A priority Critical patent/KR950006355B1/en
Publication of KR930015666A publication Critical patent/KR930015666A/en
Application granted granted Critical
Publication of KR950006355B1 publication Critical patent/KR950006355B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/04—Synchronising
    • H04N5/08—Separation of synchronising signals from picture signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronizing For Television (AREA)

Abstract

본 발명의 동기신호 처리장치는, 동기 분리회로와 자동주파수 조정회로 및 발진회로외에, 상기 동기분리 신호로부터 출력되는 동기신호의 주파수를 감지하는 주파수 감지회로와, 상기 주파수 감지회로의 출력에 따라 소정레벨의 기준전압을 상기 자동주파수 조정회로로 공급하는 기준전압 회로와, 상기 기준전압 회로에 의하여 제어되고 상기 발진회로의 발진신호에 따라 소정의 영상패턴 신호를 출력하는 패턴발생회로를 더 가진다.The synchronization signal processing apparatus of the present invention includes a frequency sensing circuit for sensing the frequency of the synchronization signal output from the synchronization separation signal, in addition to the synchronization separation circuit, the automatic frequency adjustment circuit, and the oscillation circuit, and according to the output of the frequency detection circuit. A reference voltage circuit for supplying a reference voltage of a level to the automatic frequency adjustment circuit, and a pattern generating circuit controlled by the reference voltage circuit and outputting a predetermined image pattern signal according to the oscillation signal of the oscillation circuit.

Description

영상시스템에서의 동기 신호 처리장치Synchronous Signal Processing Device in Image System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 종래의 동기신호 처리장치의 블럭다이어그램, 제2도는 본 발명의 동기신호 처리장치의 블럭다이어그램.1 is a block diagram of a conventional synchronous signal processing apparatus, and FIG. 2 is a block diagram of a synchronous signal processing apparatus according to the present invention.

Claims (1)

동기분리회로와 자동주파수 조정회로 및 발진회로를 가지는 영상시스템의 동기신호 처리장치에 있어서, 상기 동기분리 신호로 부터 출력되는 동기신호의 주파수를 감지하는 주파수 감지회로와, 상기 주파수 감지회로의 출력에 따라 소정레벨의 기준전압을 상기 자동주파수 소정회로로 공급하는 기준전압 회로와, 상기 기준전압회로에 의하여 제어되고 상기 발진회로의 발진신호에 따라 소정의 영상패턴 신호를 출력하는 패턴발생회로를 구비함을 특징으로 하는 동기신호 처리장치.A synchronization signal processing apparatus for an image system having a synchronization separation circuit, an automatic frequency adjustment circuit, and an oscillation circuit, comprising: a frequency sensing circuit for sensing a frequency of a synchronization signal output from the synchronization separation signal, and an output of the frequency sensing circuit; A reference voltage circuit for supplying a reference voltage of a predetermined level to the automatic frequency predetermined circuit, and a pattern generating circuit controlled by the reference voltage circuit and outputting a predetermined image pattern signal according to the oscillation signal of the oscillation circuit. Synchronization signal processing apparatus characterized in that. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910023342A 1991-12-18 1991-12-18 Synchronizing signal processing unit for composite image system KR950006355B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910023342A KR950006355B1 (en) 1991-12-18 1991-12-18 Synchronizing signal processing unit for composite image system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910023342A KR950006355B1 (en) 1991-12-18 1991-12-18 Synchronizing signal processing unit for composite image system

Publications (2)

Publication Number Publication Date
KR930015666A true KR930015666A (en) 1993-07-24
KR950006355B1 KR950006355B1 (en) 1995-06-14

Family

ID=19325116

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910023342A KR950006355B1 (en) 1991-12-18 1991-12-18 Synchronizing signal processing unit for composite image system

Country Status (1)

Country Link
KR (1) KR950006355B1 (en)

Also Published As

Publication number Publication date
KR950006355B1 (en) 1995-06-14

Similar Documents

Publication Publication Date Title
KR880002328A (en) Digital phase-locked loop
KR900013796A (en) Vertical Edge Detection Circuit
KR920005590A (en) Beam Scanning Speed Modulator
KR890003084A (en) Circuit and Method for Synchronizing Power Supply in Parallel AC Power System
KR870001520A (en) Phase synchronization system
KR900002648A (en) Motion detection circuit
KR880009473A (en) Frequency modulation circuit
KR880008622A (en) Deflection circuit
KR930015666A (en) Synchronous Signal Processing Device in Image System
KR880002370A (en) Synchronous AFC Circuit
KR890007491A (en) Frequency detector for frequency locked loop
KR920009228A (en) Time Skating Device of Video Signal
DE69613282T2 (en) DEVICE FOR DERIVING A CLOCK SIGNAL FROM A SYNCHRONOUS SIGNAL AND VIDEO RECORDING DEVICE EQUIPPED WITH SUCH A CIRCUIT ARRANGEMENT
KR910009005A (en) Terminal device connected to communication network
KR890012480A (en) Timing pulse generator
KR890002851A (en) Video signal processing circuit
KR850003999A (en) Vertical Contour Compensator
KR900005776A (en) Circuit device for TV signal processing
KR950016217A (en) Clock signal generator
KR910011042A (en) Frequency synchronization method of power circuit
KR970008928A (en) Anti-shake device of screen display character
KR860005548A (en) Apparatus for extracting control signals from synchronous signals
KR910004001A (en) Synchronous Signal Separation Circuit
KR960036668A (en) Line lock device with improved noise resistance
KR930005444A (en) Horizontal Synchronous Signal Separator

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070514

Year of fee payment: 13

LAPS Lapse due to unpaid annual fee