KR930011499A - Cell Multiplexing Device in ATM System - Google Patents

Cell Multiplexing Device in ATM System Download PDF

Info

Publication number
KR930011499A
KR930011499A KR1019910019438A KR910019438A KR930011499A KR 930011499 A KR930011499 A KR 930011499A KR 1019910019438 A KR1019910019438 A KR 1019910019438A KR 910019438 A KR910019438 A KR 910019438A KR 930011499 A KR930011499 A KR 930011499A
Authority
KR
South Korea
Prior art keywords
cell
idle
transmission
multiplexing
buffer
Prior art date
Application number
KR1019910019438A
Other languages
Korean (ko)
Other versions
KR950000671B1 (en
Inventor
류강수
최대우
오문균
박홍식
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019910019438A priority Critical patent/KR950000671B1/en
Publication of KR930011499A publication Critical patent/KR930011499A/en
Application granted granted Critical
Publication of KR950000671B1 publication Critical patent/KR950000671B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/24—Time-division multiplex systems in which the allocation is indicated by an address the different channels being transmitted sequentially
    • H04J3/247—ATM or packet multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/5651—Priority, marking, classes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5672—Multiplexing, e.g. coding, scrambling
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5678—Traffic aspects, e.g. arbitration, load balancing, smoothing, buffer management
    • H04L2012/5681—Buffer or queue management

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Computer Hardware Design (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

내용 없음No content

Description

ATM 방식에서의 셀 다중화 장치Cell Multiplexing Device in ATM System

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제 1 도는 본 발명 장치의 구성도.1 is a block diagram of an apparatus of the present invention.

제 2 도는 본 발명 장치의 셀 버퍼 구성도.2 is a cell buffer configuration diagram of the apparatus of the present invention.

제 3 도는 셀 전송 우선 순위 결정방법의 예3 is an example of a cell transmission priority determination method

제 4 도는 셀 전송 우선 순위 진리표.4 is a cell transmission priority truth table.

제 5 도는 유휴셀 버퍼 및 제어도Figure 5 Idle Cell Buffer and Control Diagram

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

10 : 셀 버퍼 11 : 유휴셀 버퍼10: cell buffer 11: idle cell buffer

12 : 유휴셀 제어회로 13 : 셀 전송 우선 순위 결정회로12: idle cell control circuit 13: cell transmission prioritization circuit

Claims (4)

셀 종류가 다르거나 입력되는 셀의 출발지가 다른 셀들을 하나의 전송로를 통해 전송하고자 하는 셀 다중화 장치에 있어서, 셀 종류에 따라 셀을 저장하기 위한 셀 버퍼(10)와, 셀 다중화시에 셀 버퍼로 부터 전송 전송요구 신호를 받아서 미리 정해진 우선 순위에 따라 해당 셀의 전송 허용 신호를 보내어 우선 순위를 결정하는 셀 전송 우선 순위 결정회로(13)와, 셀 버퍼들에서 전송할 데이터가 없을 경우 유휴 셀을 전송하기 위한 유휴 셀버퍼(11) 및 유휴 셀 제어회로(12)를 구비하여 ATM 방식에서의 셀 다중화 기능을 수행하는 것을 특징으로 하는 ATM 방식에서의 셀 다중화 장치.A cell multiplexing device for transmitting cells having different cell types or different sources of input cells through one transmission path, comprising: a cell buffer 10 for storing cells according to cell types, and a cell at the time of cell multiplexing A cell transmission prioritization circuit 13 which receives the transmission request signal from the buffer and transmits the transmission permission signal of the cell according to a predetermined priority to determine the priority, and an idle cell when there is no data to be transmitted in the cell buffers An idle cell buffer (11) and an idle cell control circuit (12) for transmitting the cell multiplexing apparatus in the ATM system, characterized in that for performing a cell multiplexing function in the ATM system. 제 1 항에 있어서, 상기 셀 전송 우선 순위 결정회로(13)는 각 셀별로 전송 요구신호가 있을때 이들 전송 요구 신호를 D플립플롭을 사용하여 잡음에 면역성을 가져 안정된 셀 전송 우선 순위를 결정할 수 있도록 구성되어 있는 것을 특징으로 하는 ATM 방식에서의 셀 다중화 장치.2. The cell transmission priority determining circuit (13) according to claim 1, wherein the cell transmission priority determining circuit (13) is capable of immunity to noise using D flip-flops to determine stable cell transmission priority when there are transmission request signals for each cell. Cell multiplexing apparatus in the ATM system, characterized in that configured. 제 1 항 또는 제 2 항에 있어서, 상기 셀 전송 우선 순위 결정회로(13)는 셀 전송 우선 순위를 가변시킬 수 있어서 셀 전송 우선 순위 결정시에 융통성을 갖도록 하는 것을 특징으로 하는 ATM 방식에서의 셀 다중화 장치.3. A cell multiplexing system according to claim 1 or 2, characterized in that the cell transmission prioritization circuit (13) can vary the cell transmission priority so as to have flexibility in determining the cell transmission priority. Device. 제 1 항에 있어서, 상기 유휴셀 버퍼(11)는 유휴셀을 전송할 필요가 있을때 상기 유휴셀 제어회로(12)에서 발생한 어드레스 및 상기 셀 우선 순위 결정회로(13)에서의 유휴셀 송출 허용 신호에 의해서 유휴셀을 송출하여 다중화하는 것을 특징으로 하는 ATM방식에서의 셀 다중화 장치.The idle cell buffer 11 according to claim 1, wherein the idle cell buffer 11 corresponds to an address generated by the idle cell control circuit 12 and an idle cell transmission permission signal from the cell prioritization circuit 13 when the idle cell needs to be transmitted. Cell multiplexing apparatus in the ATM method characterized in that the idle cell is sent by the multiplexing. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910019438A 1991-11-01 1991-11-01 Cell multiplexing device in asynchronous transfer mode KR950000671B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910019438A KR950000671B1 (en) 1991-11-01 1991-11-01 Cell multiplexing device in asynchronous transfer mode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910019438A KR950000671B1 (en) 1991-11-01 1991-11-01 Cell multiplexing device in asynchronous transfer mode

Publications (2)

Publication Number Publication Date
KR930011499A true KR930011499A (en) 1993-06-24
KR950000671B1 KR950000671B1 (en) 1995-01-27

Family

ID=19322186

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910019438A KR950000671B1 (en) 1991-11-01 1991-11-01 Cell multiplexing device in asynchronous transfer mode

Country Status (1)

Country Link
KR (1) KR950000671B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980013823A (en) * 1996-08-03 1998-05-15 구자홍 Multiplexing method using adaptive priority scheme

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980013823A (en) * 1996-08-03 1998-05-15 구자홍 Multiplexing method using adaptive priority scheme

Also Published As

Publication number Publication date
KR950000671B1 (en) 1995-01-27

Similar Documents

Publication Publication Date Title
KR830004748A (en) Control Information Communication Device of Time Distribution Switching System
KR850006652A (en) Integrated circuits with embedded processes and memory and systems using them
KR900005311A (en) Interrupt Control Device
KR970056525A (en) Method and apparatus for using multiple FIFO with improved flow control and routing in communication receiver
KR850700204A (en) Data communication interface and its operation method
KR850006800A (en) Vehicle information transmission device
KR890009128A (en) Communication control system
SE7702143L (en) DEVICE FOR PRIORITIZATION OF DATA SIGNALS
KR960029991A (en) Bus arbitration method and device
KR930011499A (en) Cell Multiplexing Device in ATM System
KR970055599A (en) Transmission data organization
KR910003475A (en) Sequence controller
KR960032964A (en) Communication control device
JPS55137742A (en) Data transmission system
KR850006090A (en) Data transmission system
KR890011243A (en) Multipoint Data Transceiver Improves Reliability
KR910010322A (en) Security Module Circuit Using RSA Algorithm
KR970002687A (en) Communication method and communication device
KR930004866A (en) High speed data transmission and reception interface circuit and method
KR920020884A (en) Bus occupancy arbitrator
KR940017615A (en) File transfer relay circuit of voice information system file sharing device
KR960705427A (en) SIGNAL PROCESSING UNIT
KR910021067A (en) Transmission Clock Search Circuit of Serial Interface Device
KR920020878A (en) Bit error check circuit
KR910012959A (en) Interrupt Transmission Method in Multiprocessor System

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19981223

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee