KR930007252U - 직병렬 데이타 컨버터회로 - Google Patents
직병렬 데이타 컨버터회로Info
- Publication number
- KR930007252U KR930007252U KR2019910014282U KR910014282U KR930007252U KR 930007252 U KR930007252 U KR 930007252U KR 2019910014282 U KR2019910014282 U KR 2019910014282U KR 910014282 U KR910014282 U KR 910014282U KR 930007252 U KR930007252 U KR 930007252U
- Authority
- KR
- South Korea
- Prior art keywords
- serial
- converter circuit
- parallel data
- data converter
- parallel
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4009—Coupling between buses with data restructuring
- G06F13/4018—Coupling between buses with data restructuring with data-width conversion
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/08—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations, the intermediate ones not being accessible for either enqueue or dequeue operations, e.g. using a shift register
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Mathematical Physics (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910014282U KR940001103Y1 (ko) | 1991-09-03 | 1991-09-03 | 직병렬 데이타 컨버터회로 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019910014282U KR940001103Y1 (ko) | 1991-09-03 | 1991-09-03 | 직병렬 데이타 컨버터회로 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR930007252U true KR930007252U (ko) | 1993-04-24 |
| KR940001103Y1 KR940001103Y1 (ko) | 1994-02-25 |
Family
ID=19318766
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019910014282U KR940001103Y1 (ko) | 1991-09-03 | 1991-09-03 | 직병렬 데이타 컨버터회로 |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR940001103Y1 (ko) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100286562B1 (ko) * | 1999-02-01 | 2001-03-15 | 윤종용 | 세탁기의 브레이크장치 |
-
1991
- 1991-09-03 KR KR2019910014282U patent/KR940001103Y1/ko not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR940001103Y1 (ko) | 1994-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69418153T2 (de) | Speicheranordnung und serielle/parallele Datenwandlerschaltung | |
| FI924811A (fi) | Elektroniskt informationsanskaffningssystem | |
| DE69232400T2 (de) | Elektronisches Informationsgerät | |
| DE69206651D1 (de) | Schaltungsanordnung | |
| DE69216663T2 (de) | Schaltkreis | |
| DE69317200T2 (de) | Datenverarbeitungsschaltung | |
| DE69220416D1 (de) | Abtast- und Halteschaltung | |
| DE69208426D1 (de) | Baugruppenträger | |
| DE4207085B8 (de) | Datenleseschaltkreis | |
| DE69324750D1 (de) | Serien-/Parallel-Datenumsetzer | |
| DE69427601T2 (de) | Paralleldatenübertragungsschaltung | |
| KR930007252U (ko) | 직병렬 데이타 컨버터회로 | |
| DE69220274D1 (de) | Abtast- und Halteschaltung | |
| KR900011302A (ko) | 기록 회로 및 기록장치 | |
| KR930005808U (ko) | 데이타 변환회로 | |
| DE59307800D1 (de) | Wandlerschaltung | |
| DE9117138U1 (de) | Baugruppenträger | |
| KR940008382U (ko) | 병렬 데이타 인터 페이스 회로 | |
| KR920020384U (ko) | 분주회로 | |
| KR940013353U (ko) | 병렬데이타 비교회로 | |
| KR930015978U (ko) | 데이타 판독회로 | |
| KR920015667U (ko) | 전자앨범 | |
| KR930015534U (ko) | 데이타 입력회로 | |
| KR950007492U (ko) | 부정 논리곱 회로 | |
| KR930005496U (ko) | 반복재생회로 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 20010129 Year of fee payment: 8 |
|
| LAPS | Lapse due to unpaid annual fee |