KR930006238Y1 - Horizontal site control circuit for monitor - Google Patents

Horizontal site control circuit for monitor Download PDF

Info

Publication number
KR930006238Y1
KR930006238Y1 KR2019880010244U KR880010244U KR930006238Y1 KR 930006238 Y1 KR930006238 Y1 KR 930006238Y1 KR 2019880010244 U KR2019880010244 U KR 2019880010244U KR 880010244 U KR880010244 U KR 880010244U KR 930006238 Y1 KR930006238 Y1 KR 930006238Y1
Authority
KR
South Korea
Prior art keywords
transistor
horizontal
monitor
horizontal position
variable
Prior art date
Application number
KR2019880010244U
Other languages
Korean (ko)
Other versions
KR900001895U (en
Inventor
이강우
Original Assignee
주식회사 금성사
최근선
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 주식회사 금성사, 최근선 filed Critical 주식회사 금성사
Priority to KR2019880010244U priority Critical patent/KR930006238Y1/en
Publication of KR900001895U publication Critical patent/KR900001895U/en
Application granted granted Critical
Publication of KR930006238Y1 publication Critical patent/KR930006238Y1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N3/00—Scanning details of television systems; Combination thereof with generation of supply voltages
    • H04N3/10—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical
    • H04N3/16—Scanning details of television systems; Combination thereof with generation of supply voltages by means not exclusively optical-mechanical by deflecting electron beam in cathode-ray tube, e.g. scanning corrections
    • H04N3/22—Circuits for controlling dimensions, shape or centering of picture on screen
    • H04N3/227—Centering

Abstract

내용 없음.No content.

Description

모니터용 텔레비젼의 수평위치 조정회로Horizontal Positioning Circuit of TV for Monitor

제1도는 본 고안의 회로도.1 is a circuit diagram of the present invention.

* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings

Q1, Q3: 트랜지스터 10 : OP앰프Q 1 , Q 3 : Transistor 10: OP Amp

20 : IC VR1, VR2: 가변저항20: IC VR 1 , VR 2 : Variable resistor

본 고안은 모니터용 텔레비젼에 있어서 수평 주파수의 변환에 따라 수평중심 위치를 조정해주는 모니터용 텔레비젼의 수평위치 조정회로에 관한 것이다.The present invention relates to a horizontal position adjustment circuit of a monitor television for adjusting the horizontal center position in accordance with the conversion of the horizontal frequency in the monitor television.

종래 기술에 의한 수평 조정회로는 동기 분리단계로 부터의 내부 동기펄스와 수평 분리전력단계로 부터의 적분된 라인 플라이백 펄스를 위상 검출기로 보내어 수평위치를 조정하도록 되어 있었다.The horizontal adjustment circuit according to the prior art adjusts the horizontal position by sending an internal sync pulse from the synchronous separation step and an integrated line flyback pulse from the horizontal separation power step to the phase detector.

본 고안은 수평 주파수 변환에 따라 수평중심 위치를 조정할 수 있는 모니터용 텔레비젼의 수평위치 조정회로를 제공함에 그 목적이 있다.The object of the present invention is to provide a horizontal position adjustment circuit of a television for a monitor capable of adjusting the horizontal center position according to the horizontal frequency conversion.

상기 목적을 달성하기 위해 본 고안은 제1도에서 보여주는 바와 같이, 수평주파수 모드 신호를 입력으로 하는 제1트랜지스터 수단(Q1)과, 병렬 접속된 두 저항(R2, R3)을 통해 상기 제1트랜지스터 수단(Q1)의 콜렉터측에 연결된 제2트랜지스터 수단(Q2)과, 병렬 접속된 두 저항(R5, R6)을 통해 상기 제1트랜지스터 수단(Q1)의 에미터측에 연결된 제3트랜지스터수단(Q3)과 상기제2트랜지스터 및 제3트랜지스터 수단의 출력레벨을 조절하여 수평위치를 결정하는 가변수단과, 상기 가변수단을 통해 조절된 신호레벨을 반전입력으로 하고, 그 출력의 일부가 저항(R8)을 통해 상기 반전입력 단자에 궤환됨과 동시에 IC(20)의 입력단자에 연결되도록 구성된 OP앰프로 구성된다.In order to achieve the above object, the present invention, as shown in Figure 1, through the first transistor means (Q 1 ) for inputting the horizontal frequency mode signal, and through the two resistors (R 2 , R 3 ) connected in parallel claim the emitter teocheuk of the first transistor means second transistor means (Q 2) and a parallel-connected two resistors (R 5, R 6) of the first transistor means (Q 1) via connected to the collector side of the (Q 1) Variable means for determining a horizontal position by adjusting the output level of the third transistor means (Q 3 ) and the second transistor and the third transistor means connected, and the signal level adjusted through the variable means as an inverting input, A part of the output is composed of an OP amplifier configured to be connected to the input terminal of the IC 20 while being fed back to the inverting input terminal through the resistor R 8 .

또한, 상기 수평위치를 결정하는 가변수단은 두 개의 가변저항(VR1,VR2)를 포함하여 구성된다.In addition, the variable means for determining the horizontal position comprises two variable resistors (VR 1 , VR 2 ).

이하 상기 구성의 본 고안의 동작과정을 첨부된 제1도를 참조하여 설명한다.Hereinafter, an operation process of the present invention having the above configuration will be described with reference to the accompanying FIG. 1.

모니터용 텔리비젼(도시생략)에 수평주파수 모드신호가 트랜지스터(Q1)의 베이스에 입력되며, 그 트랜지터는 온상태로 되고 그 콜렉터를 통해 트랜지스터(Q1)의 에미터를 통해 병렬로 집속된 저항(R5,R6)에 의해 분할된 전압이 트랜지스터(Q3)의 베이스에 걸리게 된다. 그러므로 상기 프랜시튼(Q3)의 베이스에 걸리게 된다. 그러므로 상기 트랜지스터(Q3)의 베이스에 걸리게 된다. 그러므로 상기 트랜지스터(Q3)는 온상태로 되어 그 콜렉터를 통해 저항(R7)과 가변저항(VR2)으로 분할되어 OP앰프(10)의 반전단자(-)에 입력되며, 그 출력(A)은으로 결정된다. 여기서 출력(A)을 항상 일정하게 유지시켜 IC(20)내의 위상 이상기에 입력하게 된다.In a television (not shown) for monitoring, a horizontal frequency mode signal is input to the base of the transistor Q 1 , and the transistor is turned on and focused in parallel through the emitter of the transistor Q 1 through the collector. The voltage divided by the resistors R 5 and R 6 is applied to the base of the transistor Q 3 . Therefore, the base of the platen Q 3 is caught. Therefore, it is caught by the base of the transistor Q 3 . Therefore, the transistor Q 3 is turned on, is divided into a resistor R 7 and a variable resistor VR 2 through the collector thereof, and is inputted to the inverting terminal (-) of the OP amplifier 10. )silver Is determined. In this case, the output A is always kept constant and input to the phase shifter in the IC 20.

또한 모니터용 텔레비젼에 또 하나의 수평주파수 모든신호가 입력되면 트랜지스터(Q1)의 베이스에 거의 전압이 걸리지 않게 되므로, 트랜지스터(Q2)의 베이스에는 병렬로 접속된 저항(R2,R3)에 의해 분할된 전압이 입력되어 그 트랜지스터(Q2)가 온 상태로 된다. 이로 인해 그 콜렉터에 연결된 저항(R4)과 가변저항 (VR1)으로 수평위치를 결정하게 된다. 즉 OP앰프(10)의 출력(A)은,로 된다.In addition, when all the signals of another horizontal frequency are input to the monitor television, a voltage is hardly applied to the base of the transistor Q 1 , so that the resistors R 2 and R 3 connected in parallel to the base of the transistor Q 2 are provided. The divided voltage is inputted so that the transistor Q 2 is turned on. As a result, the horizontal position is determined by the resistor R 4 and the variable resistor VR 1 connected to the collector. That is, the output A of the OP amplifier 10 is It becomes

상술한 바와 같이 본 고안은 모니터용 텔레비젼에 수평 주파수 모드신호가 입력되는 경우에 그 가변저항의 간단한 조정으로 모니터용 텔레비젼의 수평 위치롤 결정할 수 있는 효과가 있다.As described above, when the horizontal frequency mode signal is input to the monitor television, the present invention has the effect of determining the horizontal position of the monitor television by simple adjustment of the variable resistance.

Claims (2)

수평주파수 모드신호를 입력으로 하는 제1트랜지스터 수단(Q1)과; 병렬 접속된 두 저항(R2,R3)을 통해 상기 제1트랜지스터수단(Q1)의 콜렉터측에 연결된 제2트랜지스터 수단(Q2)와; 병렬 접속된 두 저항(R5,R6)을 통해 상기 제1트랜지스터 수단(Q1)의 에미터측에 연결된 제3트랜지스터수단(Q3)과; 상기 제2트랜지스터 및 제3트랜지스터 수단의 출력레벨을 조절하여 수평위치를 결정하는 가변수단과; 상기 가변수단을 통해 조절된 신호레벨은 반전입력으로 하고, 그 출력의 일부가 저항(R8)을 통해 상기 반전입력단자에 궤환됨과 동시에 IC(20)의 입력단자에 연결되도록 구성된 OP앰프로 이루어진 모니터용 텔레비젼의 수평위치 조정회로.A first transistor means Q 1 for receiving a horizontal frequency mode signal; Second transistor means (Q 2 ) connected to the collector side of the first transistor means (Q 1 ) through two resistors (R 2 , R 3 ) connected in parallel; A third transistor means Q 3 connected to the emitter side of the first transistor means Q 1 via two resistors R 5 and R 6 connected in parallel; Variable means for determining a horizontal position by adjusting output levels of the second transistor and the third transistor means; The signal level adjusted through the variable means is an inverting input, and a part of the output is composed of an OP amplifier configured to be fed back to the inverting input terminal through a resistor R 8 and connected to the input terminal of the IC 20. Horizontal position adjustment circuit of a television for a monitor. 제1항에 있어서, 상기 수평위치를 결정하는 가변수단이 두 개의 가변저항(VR1,VR2)인 것을 특징으로 하는 모니터용 텔레비젼의 수평위치 조정회로.2. The horizontal position adjustment circuit of a television for a monitor according to claim 1, wherein the variable means for determining the horizontal position is two variable resistors (VR 1 , VR 2 ).
KR2019880010244U 1988-06-29 1988-06-29 Horizontal site control circuit for monitor KR930006238Y1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR2019880010244U KR930006238Y1 (en) 1988-06-29 1988-06-29 Horizontal site control circuit for monitor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR2019880010244U KR930006238Y1 (en) 1988-06-29 1988-06-29 Horizontal site control circuit for monitor

Publications (2)

Publication Number Publication Date
KR900001895U KR900001895U (en) 1990-01-19
KR930006238Y1 true KR930006238Y1 (en) 1993-09-15

Family

ID=19276856

Family Applications (1)

Application Number Title Priority Date Filing Date
KR2019880010244U KR930006238Y1 (en) 1988-06-29 1988-06-29 Horizontal site control circuit for monitor

Country Status (1)

Country Link
KR (1) KR930006238Y1 (en)

Also Published As

Publication number Publication date
KR900001895U (en) 1990-01-19

Similar Documents

Publication Publication Date Title
US4479052A (en) Avalanche photo-diode bias circuit
KR840002197A (en) Video signal picking control system with facilities for automatic and manual control
KR930006238Y1 (en) Horizontal site control circuit for monitor
CA1082319A (en) Current controlled oscillator
US4849830A (en) Picture stabilizing circuit for generating a forced synchronizing signal
CA1036667A (en) Stable power supply
US4635118A (en) Interface circuit for video signal peaking control
US4121243A (en) Color subcarrier generator
US3898484A (en) Monolithic horizontal processing circuit with selectable duty cycle
JP2551653B2 (en) Transimpedance type amplifier
KR970009230A (en) TV automatic tuning device and automatic tuning method
KR890001481Y1 (en) Vertical hold circuit of double vertical frequency
JPS5814676A (en) Clamping device of video signal
KR910008287Y1 (en) Jitter clear circuit of color tv
US3944930A (en) Automatic change-over notification for a receiver
KR890004260Y1 (en) Control voltage generation equipment of voltage control generator
KR910003643Y1 (en) Oscillation frequency automatic control circuit for tv
KR920004942Y1 (en) Auto sharpness circuit
JP2568743B2 (en) Voltage controlled oscillator
JPH073734Y2 (en) Video noise reduction circuit
KR890002882Y1 (en) Auto precise tuning compensator
SU1160546A2 (en) Sawtooth current generator
SU985935A1 (en) Device for automatic amplification control of pulse signals
KR900008964Y1 (en) Vertical signal size adjusting circuit
KR920004814Y1 (en) Rf(radio frequency) automatic gain control circuit

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
REGI Registration of establishment
FPAY Annual fee payment

Payment date: 19981216

Year of fee payment: 7

LAPS Lapse due to unpaid annual fee