KR930001598A - Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation - Google Patents

Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation Download PDF

Info

Publication number
KR930001598A
KR930001598A KR1019910010000A KR910010000A KR930001598A KR 930001598 A KR930001598 A KR 930001598A KR 1019910010000 A KR1019910010000 A KR 1019910010000A KR 910010000 A KR910010000 A KR 910010000A KR 930001598 A KR930001598 A KR 930001598A
Authority
KR
South Korea
Prior art keywords
output
retiming
differential coding
prevention circuit
phenomenon prevention
Prior art date
Application number
KR1019910010000A
Other languages
Korean (ko)
Inventor
서정원
Original Assignee
정용문
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 정용문, 삼성전자 주식회사 filed Critical 정용문
Priority to KR1019910010000A priority Critical patent/KR930001598A/en
Publication of KR930001598A publication Critical patent/KR930001598A/en

Links

Landscapes

  • Compression, Expansion, Code Conversion, And Decoders (AREA)

Abstract

내용 없음No content

Description

OQPSK변조방식의 차등 코딩시 리타이밍에 의한 레이싱 현상방지 회로Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제3도는 본 발명에 따른 회로도.3 is a circuit diagram according to the present invention.

제4도는 제3도의 동작 파형도.4 is an operational waveform diagram of FIG.

Claims (4)

OQPSK 변조 방식의 차등 코딩에 의한 레이싱 현상 방지회로에 있어서, 짝, 홀수 데이타단(Deven, Dodd)의 각 데이타를 각각 래치하는 제1래치수단과, 상기 제1래치수단의 각 출력과 리타이밍으로 조절되어 새로운 입력데이타와 궤한되는 데이타를 비교하는 제1비교수단과, 상기 제1비교수단의 출력을 래치하여 상기 비교수단의 리타이밍신호로 제공되는 반면 코딩출력을 내는 제1리타이밍수단과, 상기 제1리타밍 수단은 코딩된 각 출력을 래치하는 제2래치수단과, 상기 제2래치수단의 출력을 상호 비교하는 제2비교 수단과 상기 제2비교수단의 출력을 각각 래치하여 디코딩 출력으로 내는 제2리타이밍 수단으로 구성됨을 특징으로 하는 OQPSK 변조 방식의 차등 코딩에 의한 레이싱 현상 방지회로.1. A racing phenomenon prevention circuit using differential coding of an OQPSK modulation method, comprising: first latch means for latching respective data of even and odd data stages (Deven, Dodd), and each output and retiming of the first latch means. A first comparing means for adjusting the new input data and the adjusted data, the first retiming means for latching an output of the first comparing means and providing a coding output while being provided as a retiming signal of the comparing means; The first retarding means includes a second latch means for latching each coded output, a second comparing means for comparing the outputs of the second latch means, and an output of the second comparing means, respectively, as a decoding output. A racing phenomenon prevention circuit by differential coding of an OQPSK modulation method, characterized by comprising a second retiming means. 제1항에 있어서, 제1래치수단이 상기 짝, 홀수 데이타단(Deven, Dodd)을 디플립플롭(DF1, DF2)의 데이타단(D)에 연결되고 상기 디클립플롭(DF1, DF2)의 클럭단(CK)에 상호 반전 클럭신호(CLK, CLK)을 입력하도록 구성됨을 특징으로 하는 OQPSK 변조 방식의 차등 코딩에 의한 레이싱 현상 방지회로.The method of claim 1, wherein the first latch means connects the even and odd data stages (Deven, Dodd) to the data stage (D) of the de-flop flops (DF1, DF2) and the de-clip flops (DF1, DF2). And a differential coding circuit of the OQPSK modulation method, characterized in that it is configured to input mutually inverted clock signals CLK and CLK to the clock stage CK. 제1항에 있어서, 비교수단이 상기 제1래치수단의 디플립플롭(DF1,DF2)의 출력단(Q)과 상기 제1리타이밍 수단의 출력을 궤환시켜 익스클루시브 오아게이트(EX11, EX12)에 입력함을 특징으로 하는 OQSPK 변조 방식의 차등 코딩에 의한 레이싱 현상 방지회로.The method according to claim 1, wherein the comparing means feeds back the output terminals Q of the flip-flops DF1 and DF2 of the first latch means and the output of the first retiming means so that the exclusive oragates EX11 and EX12 A racing phenomenon prevention circuit using differential coding according to the OQSPK modulation method, characterized in that the input to. 제1항 또는 제3항에 있어서, 제1리타이밍 수단이 디플립플롭(DF3,DF4)으로 구성됨을 특징으로 하는 OQSPK변조 방식의 차등 코딩에 의한 레이싱 현상 방지회로.4. The racing phenomenon prevention circuit according to the differential coding of the OQSPK modulation method according to claim 1 or 3, characterized in that the first retiming means is composed of deflip-flops (DF3, DF4). ※ 참고사항 : 최초출원 내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019910010000A 1991-06-17 1991-06-17 Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation KR930001598A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910010000A KR930001598A (en) 1991-06-17 1991-06-17 Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910010000A KR930001598A (en) 1991-06-17 1991-06-17 Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation

Publications (1)

Publication Number Publication Date
KR930001598A true KR930001598A (en) 1993-01-16

Family

ID=67441043

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910010000A KR930001598A (en) 1991-06-17 1991-06-17 Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation

Country Status (1)

Country Link
KR (1) KR930001598A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7116152B2 (en) 2004-01-28 2006-10-03 Samsung Electronics, Co., Ltd. Digital circuit tolerant of race condition problem

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7116152B2 (en) 2004-01-28 2006-10-03 Samsung Electronics, Co., Ltd. Digital circuit tolerant of race condition problem

Similar Documents

Publication Publication Date Title
KR870010688A (en) Noise Pulse Suppression Circuit
JPH07131448A (en) Phase comparing circuit
KR840000114A (en) Phase comparator
KR920013433A (en) Index search system displayed as a letter
KR930001598A (en) Racing phenomenon prevention circuit by retiming during differential coding of OQPSK modulation
KR910013751A (en) NRZ / CMI (II) Code Inverter
WO1990007242A1 (en) Apparatus and method for binary data transmission
KR900005237B1 (en) Digital data transmittion circuit by pwm coding/decoding
KR890005716A (en) (1-7) RRL coded write data fetching circuit
KR930002784Y1 (en) Bi-phase mudulation circuit for digital audio interface
KR920005244Y1 (en) Decoding circuit of digital repeated signal
KR920015712A (en) Selective pulse generator circuit device
KR900702709A (en) Voice signal demodulation circuit
JPS6352809B2 (en)
KR930022719A (en) Clock switching circuit
KR970055398A (en) Latch and Flip-Flop Circuits
JPS564911A (en) Digital limiter
JPS62231534A (en) Cmi coding circuit
JPS6320919A (en) Split phase coding circuit
KR910002064A (en) Current differential relay
JPS62210747A (en) Light transmission equipment
JPS5683163A (en) Encoding system
KR900015450A (en) Digital phase synchronization circuit
KR920001839A (en) System Clock Generation Circuit of Digital System
KR920009086A (en) Phase comparison circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration