KR930001113Y1 - Tracking freeset circuit - Google Patents
Tracking freeset circuit Download PDFInfo
- Publication number
- KR930001113Y1 KR930001113Y1 KR2019880003889U KR880003889U KR930001113Y1 KR 930001113 Y1 KR930001113 Y1 KR 930001113Y1 KR 2019880003889 U KR2019880003889 U KR 2019880003889U KR 880003889 U KR880003889 U KR 880003889U KR 930001113 Y1 KR930001113 Y1 KR 930001113Y1
- Authority
- KR
- South Korea
- Prior art keywords
- transistor
- variable resistor
- tracking
- preset
- terminal
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B5/00—Recording by magnetisation or demagnetisation of a record carrier; Reproducing by magnetic means; Record carriers therefor
- G11B5/48—Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed
- G11B5/58—Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed with provision for moving the head for the purpose of maintaining alignment of the head relative to the record carrier during transducing operation, e.g. to compensate for surface irregularities of the latter or for track following
- G11B5/584—Disposition or mounting of heads or head supports relative to record carriers ; arrangements of heads, e.g. for scanning the record carrier to increase the relative speed with provision for moving the head for the purpose of maintaining alignment of the head relative to the record carrier during transducing operation, e.g. to compensate for surface irregularities of the latter or for track following for track following on tapes
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B15/00—Driving, starting or stopping record carriers of filamentary or web form; Driving both such record carriers and heads; Guiding such record carriers or containers therefor; Control thereof; Control of operating function
- G11B15/18—Driving; Starting; Stopping; Arrangements for control or regulation thereof
- G11B15/1808—Driving of both record carrier and head
- G11B15/1875—Driving of both record carrier and head adaptations for special effects or editing
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
- G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
- G11B27/005—Reproducing at a different information rate from the information rate of recording
Landscapes
- Engineering & Computer Science (AREA)
- Signal Processing (AREA)
- Adjustment Of The Magnetic Head Position Track Following On Tapes (AREA)
- Television Signal Processing For Recording (AREA)
Abstract
내용 없음.No content.
Description
제1도는 종래의 트래킹 프리세트회로도.1 is a conventional tracking preset circuit diagram.
제2도는 본 고안의 트래킹 프리세트회로도.2 is a tracking preset circuit diagram of the present invention.
* 도면의 주요부분에 대한 부호의 설명* Explanation of symbols for main parts of the drawings
1,6,9 : 증폭기 2 : 분주기1,6,9 Amplifier 2 Divider
3 : 기준신호발생기 4 : 모노멀티3: reference signal generator 4: mono-multi
5 : 콘트롤헤드 7 : 캡스턴위상제어기5: control head 7: capstan phase controller
8 : 가산증폭기 R1-R6: 저항8: addition amplifier R 1 -R 6 : resistance
Q1-Q4: 트랜지스터 D1-D6: 다이오드Q 1 -Q 4 : Transistor D 1 -D 6 : Diode
VR1-VR5: 가변저항VR 1 -VR 5 : Variable resistor
본 고안은 자기기록 재생장치의 트래킹 프리세트(Tracking Preset)회로에 관한 것으로, 특히 변속재생모드일 때 헤드의 궤적이 테이프 패턴을 충실하게 트레이스하여 최상의 엔벨로프(Envlope)를 얻을 수 있도록 한 변속재생시의 트래킹 프리세트회로에 관한 것이다.The present invention relates to a tracking preset circuit of a magnetic recording and reproducing apparatus. In particular, in the case of a variable speed regeneration mode, the head trajectory faithfully traces a tape pattern to achieve the best envelope. The present invention relates to a tracking preset circuit.
종래의 트래킹 프리세트회로는 제1도에 도시된 바와같이, 발진신호단자(fsc)가 콘덴서(C1) 및 증폭기(1), 분주기(2), 기준신호발생기(3), 모노멀티(4)를 통해 캡스턴위상제어기(7)의 기준단자에 접속됨과 아울러 콘트롤헤드(5)가 증폭기(6)를 통해 그 캡스턴위상제어기(7)의 비교단자에 접속되며, 그 캡스턴위상제어기(7)의 출력단자는 반전입력단자에 캡스턴속도에러전압단자(CEV)가 접속된 가산증폭기(8)의 비반전입력단자에 접속되어 그의 출력단자가 증폭기(9)를 통해 캡스턴모터(10)에 접속되고, 장시간재생신호단자(EP)가 다이오드(D1)를 통해 저항(R1) 및 트랜지스터(Q1)의 베이스에 접속되고, 전원단자(Vcc)가 저항(R1)을 통해 그 트랜지스터(Q1)의 에미터에 접속됨과 아울러 장시간 트래킹 프리세트용 가변저항(VR1)을 다시 통한 후 그의 콜렉터와함게 정속 트래킹 프리세트용 가변저항(VR2) 및 외부 트래킹 프리세트용 가변저항(VR3), 다이오드(D2)를 통해 콘덴서(C2) 및 상기 모노멀티(4)의 제어단자에 접속된 구조로 되어있다.In the conventional tracking preset circuit, as shown in FIG. 1, the oscillation signal terminal fsc has a capacitor C 1 and an amplifier 1, a divider 2, a reference signal generator 3, and a mono-multi ( 4) is connected to the reference terminal of the capstan phase controller (7) and the control head (5) is connected to the comparison terminal of the capstan phase controller (7) via the amplifier (6), the capstan phase controller (7) The output terminal of is connected to the non-inverting input terminal of the addition amplifier 8 having the capstan speed error voltage terminal CEV connected to the inverting input terminal thereof, and its output terminal is connected to the capstan motor 10 through the amplifier 9 for a long time. reproduction signal terminals (EP) is connected to the base through a diode (D 1) resistance (R 1) and the transistor (Q 1), a power supply terminal (Vcc) is the transistor (Q 1) via a resistor (R 1) Is connected to the emitter of and through the variable resistor (VR 1 ) for long time tracking preset, It is connected to the control terminal of the condenser C 2 and the mono-multi 4 through the variable resistor VR 2 for the fast tracking preset, the variable resistor VR3 for the external tracking preset, and the diode D 2 . It is.
따라서, 발진신호단자(fsc)에 발진신호(3.58MHz 임가 인가되면, 그 발진신호는 콘덴서(C1) 및 증폭기(1)를 통한 후 분주기(2)에서 분주되어 기준신호발생기(3)에 인가되고, 이에따라 그 기준신호발생기(3)에서 30Hz의 기준신호가 발생되고, 이 기준신호는 모노멀티(4)에서 지연(Delay)량이 조정되어 캡스턴위상제어기(7)에 기준신호로 인가된다. 또, 콘트롤헤드(5)에서 재생된 제어신호는 증폭기(6)에서 증폭된 후 캡스턴위상제어기(7)에 비교신호로 인가되어 상기 기준신호와 비교되며, 이 캡스턴위상제어기(7)의 출력신호는 캡스턴속도에러전압단자(CEV)에 인가되는 캡스턴속도에러전압과 가산증폭기(8)에서 가산된 후 증폭기(9)를 통해 캡스턴 모터(10)를 제어하게 된다.Therefore, when the oscillation signal (3.58 MHz) is applied to the oscillation signal terminal fsc, the oscillation signal is divided by the divider 2 through the condenser C 1 and the amplifier 1 to the reference signal generator 3. A reference signal of 30 Hz is generated in the reference signal generator 3, and the reference signal is applied to the capstan phase controller 7 as a reference signal by adjusting the amount of delay in the monomulti 4. The control signal reproduced by the control head 5 is amplified by the amplifier 6 and then applied to the capstan phase controller 7 as a comparison signal to be compared with the reference signal. The output signal of the capstan phase controller 7 is compared. After the capstan speed error voltage applied to the capstan speed error voltage terminal (CEV) and the addition amplifier 8 is added to control the capstan motor 10 through the amplifier (9).
한편, 정속모드재생일때는 장시간재생신호단자(EP)에 저전위신호가 인가되어 트랜지스터(Q1)가 온되므로 전원단자(Vcc)의 전원은 저항(R1) 및 트랜지스터(Q1), 정속 트래킹 프리세트용 가변저항(VR2), 외부트래킹 프리세트용 가변저항(VR3), 다이오드(D2)를 통해 모노멀티(4)의 제어단자에 인가되어 그 모노멀티(4)의 지연량이 적절히 조정되며, 또, 장시간모드재생일때는 장시간재생신호단자(EP)에 고전위신호가 인가되어 트랜지스터(Q1)가 오프되므로 전원단자(Vcc)의 전원은 저항(R1) 및 장시간트래킹프리세트용가변저항(VR1), 정속트래킹 프리세트용 가변저항(VR), 외부트래킹 프리세트용 가변저항(VR2), 다이오드(D2)를 통해 모노멀티(4)의 제어단자에 인가되어 그 모노멀티(4)의 지연량이 적절히 조정되어진다.On the other hand, in the constant speed mode regeneration, a low potential signal is applied to the reproduction signal terminal EP for a long time so that the transistor Q 1 is turned on, so that the power supply of the power supply terminal Vcc is connected to the resistor R 1 , the transistor Q 1 , and the constant speed. The delay amount of the monomulti 4 is applied to the control terminal of the mono multi 4 through the variable preset VR 2 for the tracking preset, the variable resistor VR 3 for the external tracking preset, and the diode D 2 . In the long mode playback, a high potential signal is applied to the long time play signal terminal EP to turn off the transistor Q 1 , so that the power supply of the power supply terminal Vcc is provided with a resistance R 1 and a long time tracking free. It is applied to the control terminal of the monomulti 4 through the variable resistor VR 1 for the set, the variable resistor VR for the constant speed tracking preset, the variable resistor VR 2 for the external tracking preset, and the diode D 2 . The delay amount of the monomulti 4 is appropriately adjusted.
이와같이 종래의 회로에 있어서는 정속도드(SP), 장시간 모드(EP)재생일때만 트래킹 프리세트를 조정하여 헤드의 궤적을 조절하게 되어 있고, 이에따라 변속시, 특히 서치시에는 테이프와 헤드와의 상대속도가 정속시와 달라지기 때문에 헤드의 궤적이 테이프 패턴을 충실히 트레이스하지 못하게 되어 최대의 엔벨로프를 얻을수 없게되는 결점이 있었다.As described above, in the conventional circuit, the head tracking is adjusted by adjusting the tracking preset only during the constant speed (SP) and the long time mode (EP) playback. Accordingly, the relative speed between the tape and the head during shifting, especially during search, is adjusted. Since the trajectory of the head is different from the constant speed, the head trajectory cannot faithfully trace the tape pattern, and the maximum envelope cannot be obtained.
본 고안은 이러한 종래의 결점을 해결하기 위하여, 정속 재생뿐만 아니라 변속재생시에도 트래킹 프리세트지연값을 적절히 조정하여 헤드의 궤적이 테이프 패턴을 충실히 트레이스할 수 있게 안출한 것으로, 이를 첨부된 도면을 참조하여 상세히 설명하면 다음과 같다.In order to solve the above-mentioned drawbacks, the present invention devises a track trace of the head to faithfully trace the tape pattern by appropriately adjusting the tracking preset delay value not only during the constant speed playback but also during the variable speed playback. When described in detail as follows.
제2도는 본 고안의 트래킹 프리세트 회로도로서 이에 도시한 바와같이, 발진신호단자(fsc)가 콘덴서(C1) 및 증폭기(1), 분주기(2), 기준신호발생기(3), 지연량조정용모논멀티(4)를 통해 캡스턴위상제어기(7)의 기준단자에 접속됨과 아울러 콘트롤헤드(5)가 증폭기(6)를 통해 그 캡스턴위상제어기(7)의 비교단자에 접속되며, 이 캡스턴위상제어기(7)의 출력단자는 반전입력단자에 캡스턴속도에러전압단자(CEV)가 접속된 가산증폭기(8)의 비반전입력단자에 접속되어 그의 출력단자가 증폭기(9)를 통해 캡스턴모터(10)에 접속되며, 베이스측에 장시간재생신호단자(EP)가 접속된 트랜지스터(Q1)의 콜렉터 및 장시간 트래킹 프리세트용 가변저항(VR1)이 정속트래킹 프리세트용 가변저항(VR2) 및 다이오드(D2) 외부트래킹프리세트용 가변저항(VR1)을 통해 콘덴서(C2)및 상기 모노멀티(4)의 제어단자에 접속되어 구성된 트래킹 프리세트회로에 있어서, 변속재생신호단자(VP)를 다이오드(D3)를 통해 저항(R3) 및 에미터가 전원단자(Vcc)측에 접속된 트랜지스터(Q2)의 베이스에 접속하여 그의 콜렉터를 상기 트랜지스터(Q1)의 에미터 및 장시간 트래킹프리세트용 가변저항(VR1)에 접속하고, 정속재생신호단자(PB)를 다이오드(D5)를 통해 저항(R5) 및 에미터가 전원단자(Vcc)측에 접속된 트랜지스터(Q4)의 베이스에 접속하여 그의 콜렉터를 트랜지스터(Q3)의 에미터 및 장시간변속 트래킹 프리세트용 가변저항(VR4)에 접속하고, 장시간 재생신호단자(EP)를 다이오드(D4)를 통해 저항(R4) 및 상기 트랜지스터(Q3)의 베이스에 접속하고, 그 트랜지스터(Q3)의 콜렉터 및 상기 장시간변속 트래킹 프리세트용 가변저항(VR4)타측을 정상변속트래킹 프리세트용 가변저항(VR5) 및 다이오드(D6)를 통해 상기 다이오드(D2) 및 외부 트래킹 프리세트용 가변저항(VR3)의 접속점에 접속하여 구성한 것으로, 이와같이 구성된 본 고안의 작용효과를 상세히 설명하면 다음과 같다.2 is a tracking preset circuit diagram of the present invention, as shown here, the oscillation signal terminal fsc has a capacitor C 1 and an amplifier 1, a divider 2, a reference signal generator 3, and a delay amount. The control head 5 is connected to the reference terminal of the capstan phase controller 7 through the amplifier 6 while being connected to the reference terminal of the capstan phase controller 7 through the adjusting monolithic multiplier 4. The output terminal of the phase controller 7 is connected to the non-inverting input terminal of the addition amplifier 8, in which the capstan speed error voltage terminal CEV is connected to the inverting input terminal, and its output terminal is connected to the capstan motor 10 through the amplifier 9. The collector of the transistor Q 1 connected to the base side and connected to the base for a long time reproduction signal terminal EP and the variable resistor VR 1 for long time tracking preset and the variable resistor VR 2 for constant speed tracking preset and diode (D 2) condenser through a variable resistor (VR 1) for an external tracking preset (C 2) In the tracking preset circuit configured is connected to the control terminal of the mono-multi (4), a speed change playback signal terminal (VP) through the diode (D 3), the resistance (R 3) and the emitter is the power supply terminal (Vcc) side Is connected to the base of the transistor Q 2 connected thereto, and the collector thereof is connected to the emitter of the transistor Q 1 and the variable resistor VR 1 for long time tracking preset, and the constant speed regeneration signal terminal PB is connected to the diode. The resistor R 5 and the emitter are connected to the base of the transistor Q 4 connected to the power supply terminal Vcc via (D 5 ), and the collector thereof is free of the emitter and the long time tracking tracking of the transistor Q 3 . connected to a variable resistor (VR 4) for a set, and via a diode (D 4) for a long time reproduction signal terminals (EP) resistance (R 4) and connected to the base of said transistor (Q 3), the transistor (Q 3 Collector and the variable resistor (VR 4 ) for the long-time variable tracking preset The present invention is constructed by connecting to the connection point of the diode D 2 and the external tracking preset variable resistor VR 3 through the variable speed VR 5 and the diode D 6 for the steady shift tracking preset. The effect of the operation is described in detail as follows.
정속모드(SP)재생일때는 정속재생신호단자(PB)에 고전위신호가 인가되므로 트랜지스터(Q4)가 오프되어 트랜지스(Q3)의 에미터 및 장시간변속 트래킹 프리세트용 가변저항(VR4)에 전원이 인가되지 않게되고, 변속재생 신호단자(VP)에 저전위신호가 인가되므로 트랜지스터(Q2)는 도통된다.In the constant speed mode (SP) reproduction, since the high potential signal is applied to the constant speed reproduction signal terminal (PB), the transistor (Q 4 ) is turned off so that the emitter of the transistor (Q 3 ) and the variable resistance (VR) for a long time shift tracking preset Since no power is applied to 4 ) and a low potential signal is applied to the speed change reproduction signal terminal VP, the transistor Q 2 is turned on.
이에따라, 전원단자(Vcc)의 전원은 저항(R1) 및 트래지스터(Q2)를 통하여 트랜지스터(Q1)의 에미터 및 장시간 트래킹 프리세트용 가변저항(VR1)에 인가된다. 따라서, 이때 장시간 재생신호단자(EP)의 신호상태에 따라 상기 제1도와 동일하게 동작된다. 즉, 정속모드재생일때는 장시간 재생신호단자(EP)에 저전위신호가 인가되어 트랜지스터(Q1)가 온되므로, 전원은 트랜지스터(Q1) 및 정속트래킹 프리세트용 가변저항(VR2), 다이오드(D2), 외부 트래킹 프리세트용 가변저항(VR3)을 통해 콘덴서(C2) 및 모노멀티(4)의 제어단자에 인가되어 그 모노멀티(4)의 지연량이 적절히 조정되며, 장시간 모드재생일때는 장시간 재생신호단자(EP)에 고전위신호가 인가되어 트랜지스터(Q1)가 오프되므로 전원은 장시간 트래킹 프리세트용 가변저항(VR1), 정속트래킹 프리세트용 가변저항(VR2), 다이오드(D2), 외부트래킹 가변저항(VR3)을 통해 콘덴서(C2) 및 모노멀티(4)의 제어단자에 인가되어 그 모노멀티(4)의 지연량이 적절히 조정된다.Accordingly, the power supply of the power supply terminal Vcc is applied to the emitter of the transistor Q 1 and the variable resistor VR 1 for long time tracking preset through the resistor R 1 and the transistor Q 2 . Therefore, at this time, it operates in the same manner as in FIG. 1 according to the signal state of the long time playback signal terminal EP. That is, in the constant speed mode reproduction, since the low potential signal is applied to the reproduction signal terminal EP for a long time and the transistor Q 1 is turned on, the power is supplied to the transistor Q 1 and the variable resistor VR 2 for the constant speed tracking preset, Through the diode D 2 and the variable resistor VR 3 for external tracking preset, it is applied to the control terminal of the condenser C 2 and the mono multi 4 so that the delay amount of the mono multi 4 is appropriately adjusted, In mode playback, since the high potential signal is applied to the reproduction signal terminal EP for a long time and the transistor Q 1 is turned off, the power is turned on for a long time tracking preset variable resistor VR 1 and a constant speed tracking preset variable resistor VR 2. ), A diode D 2 , and an external tracking variable resistor VR 3 are applied to the control terminals of the capacitor C 2 and the mono multi 4, so that the delay amount of the mono multi 4 is appropriately adjusted.
또한, 변속모드재생일때는 변속모드재생신호단자(VP)에 고전위 신호가 인가되므로 트랜지스터(Q2)가 오프되어 트랜지스터(Q1)의 에미터 및 장시간 트래킹 프리세트용 가변저항(VR1)에 인가되는 전원이 차단되고, 정속재생신호단자(PB)에 저전위신호가 인가되므로 트랜지스터(Q4)는 도통되어 전원단자(Vcc)의 전원이 저항(R8) 및 그 트랜지스터(Q4)를 통해 트랜지스터(Q3)의 에미터 및 장시간변속 트래킹 프리세트용 가변저항(VR4)에 인가된다.In the shift mode playback, since the high potential signal is applied to the shift mode playback signal terminal VP, the transistor Q 2 is turned off so that the emitter of the transistor Q 1 and the variable resistor VR 1 for long-term tracking preset are turned off. Since the power applied to the power supply is cut off and the low potential signal is applied to the constant speed regeneration signal terminal PB, the transistor Q 4 is turned on so that the power supply of the power supply terminal Vcc becomes the resistor R 8 and the transistor Q 4 . Is applied to the emitter of the transistor Q 3 and the variable resistor VR 4 for long-time variable tracking preset.
따라서, 이때 정상변속모드일때는 장시간 재생신호단자(EP)에 저전위신호가 인가되므로 트랜지스터(Q3)가 도통되고, 이에 따라 트랜지스터(Q4)를 통한 전원은 트랜지스터(Q3) 및 정상변속 트래킹 프리세트용 가변저항(VR5), 다이오드(D6), 외부 트래킹 프리세트용 가변저항(VR3)을 통해 콘덴서(C2) 및 모노멀티(4)의 제어단자에 인가되므로 그 모노멀티(4)의 지연량은 정상변속모드에 맞게 조정된다. 또, 장시간 변속모드일때는 장시간재생신호단자(EP)에 고전위 신호가 인가되므로 트랜지스터(TR3)가 오프되고, 이에따라 상기 트랜지스터(Q4)를 통한 전원은 장신간변속 트래킹 프리세트용 가변저항(VR4) 및 정상변속 트래킹 프리세트용 가변저항(VR5), 다이오드(D6), 외부 트래킹 프리세트용 가변저항(VR3)을 통해 콘덴서(C2) 및 모노멀티(4)의 제어단자에 인가되므로 그 모노멀티(4)의 지연량은 장시간변속모드에 맞게 조정된다. 이상에서 상세히 설명한 바와같이 본 고안은 정속재생시 뿐 아니라 변속재생시에도 트래킹 프리세트 지연량이 적절히 조정되므로 변속재생시의 상대속도 변도에 따른 헤드궤적이 테이프 패턴으로 부터 이탈되는 것을 방지할 수 있게되어 최상의 엔벨로프를 얻을 수 있는 이점이 있게된다.Therefore, in the normal shift mode, since the low potential signal is applied to the reproduction signal terminal EP for a long time, the transistor Q 3 is turned on, and thus the power supply through the transistor Q 4 is applied to the transistor Q 3 and the normal shift. It is applied to the control terminal of the capacitor C 2 and the mono multi 4 through the variable resistor VR 5 for tracking preset, the diode D 6 , and the variable resistor VR 3 for external tracking preset. The delay amount in (4) is adjusted to the normal shift mode. In the long time shift mode, since the high potential signal is applied to the long time regeneration signal terminal EP, the transistor TR 3 is turned off. Accordingly, the power supply through the transistor Q 4 is a variable resistor for a long time tracking tracking preset. Control of condenser (C 2 ) and monomulti (4) via (VR 4 ) and variable resistor (VR 5 ) for steady shift tracking preset, diode (D 6 ), variable resistor (VR 3 ) for external tracking preset Since it is applied to the terminal, the delay amount of the monomulti 4 is adjusted for the long time shift mode. As described in detail above, the present invention adjusts the tracking preset delay amount not only during the constant speed playback but also during the variable speed playback, so that the head trajectory according to the relative speed variation during the speed shift playback can be prevented from being separated from the tape pattern. There is an advantage to getting an envelope.
Claims (1)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019880003889U KR930001113Y1 (en) | 1988-03-23 | 1988-03-23 | Tracking freeset circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| KR2019880003889U KR930001113Y1 (en) | 1988-03-23 | 1988-03-23 | Tracking freeset circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| KR890019857U KR890019857U (en) | 1989-10-05 |
| KR930001113Y1 true KR930001113Y1 (en) | 1993-03-11 |
Family
ID=19273464
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| KR2019880003889U KR930001113Y1 (en) | 1988-03-23 | 1988-03-23 | Tracking freeset circuit |
Country Status (1)
| Country | Link |
|---|---|
| KR (1) | KR930001113Y1 (en) |
-
1988
- 1988-03-23 KR KR2019880003889U patent/KR930001113Y1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR890019857U (en) | 1989-10-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR930001113Y1 (en) | Tracking freeset circuit | |
| US5383067A (en) | Control signal reproducing circuit | |
| KR910001826Y1 (en) | Tracking control circuit of picture signal recording and play back device | |
| US4514668A (en) | D.C. Motor driving circuit | |
| KR910008714Y1 (en) | Tracking regulating circuit for vtr | |
| US4941058A (en) | Data signal recording/reproduction apparatus of a VCR | |
| JPH0567368A (en) | Slow-mode controlling circuit for time difference | |
| KR900006652Y1 (en) | The control signal delay circuit of the tape recording | |
| JPS6085440A (en) | Tape recorder | |
| KR930008656Y1 (en) | Steady circuit of capstan motor driving at high speed search | |
| JPH045044Y2 (en) | ||
| KR910002718Y1 (en) | Mike recording control device | |
| KR900000769Y1 (en) | Auto-switching circuits of ntsc/pal systems for video casette player | |
| KR870000985Y1 (en) | Recording adjustment device of video tape recorder | |
| KR920005113Y1 (en) | Audio fade-out circuit of camcoder | |
| SU1314376A1 (en) | Device for recording-reproducing in video tape recorder | |
| JPS6258569B2 (en) | ||
| JPS606896Y2 (en) | Recording/playback switching device | |
| JPS606893Y2 (en) | Tape recorder mute circuit | |
| KR910001763Y1 (en) | Speed regulating circuit | |
| JPH0727836Y2 (en) | Motor drive circuit | |
| KR960007566Y1 (en) | Voice signal processing circuit | |
| JPS638963Y2 (en) | ||
| JPS585039A (en) | Circuit for generating controlled dc voltage depending on ac voltage | |
| KR860002748Y1 (en) | Recording control circuit of cassette tape recorder |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A201 | Request for examination | ||
| E701 | Decision to grant or registration of patent right | ||
| REGI | Registration of establishment | ||
| FPAY | Annual fee payment |
Payment date: 19951226 Year of fee payment: 4 |
|
| LAPS | Lapse due to unpaid annual fee |