KR920020843A - Noise signal cancellation circuit - Google Patents

Noise signal cancellation circuit Download PDF

Info

Publication number
KR920020843A
KR920020843A KR1019910005472A KR910005472A KR920020843A KR 920020843 A KR920020843 A KR 920020843A KR 1019910005472 A KR1019910005472 A KR 1019910005472A KR 910005472 A KR910005472 A KR 910005472A KR 920020843 A KR920020843 A KR 920020843A
Authority
KR
South Korea
Prior art keywords
signal
cancellation circuit
noise signal
signal cancellation
clock signal
Prior art date
Application number
KR1019910005472A
Other languages
Korean (ko)
Other versions
KR940003804B1 (en
Inventor
김학재
김태진
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019910005472A priority Critical patent/KR940003804B1/en
Publication of KR920020843A publication Critical patent/KR920020843A/en
Application granted granted Critical
Publication of KR940003804B1 publication Critical patent/KR940003804B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Manipulation Of Pulses (AREA)

Abstract

내용 없음.No content.

Description

잡음신호 제거회로Noise signal cancellation circuit

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 잡음신호 제거회로의 실시예를 보인 상세도.1 is a detailed view showing an embodiment of the noise signal cancellation circuit of the present invention.

제2도는 제1도의 플립플롭부의 실시예를 보인 상세도.2 is a detailed view showing an embodiment of the flip-flop portion of FIG.

제3도는 제1도 및 제2도의 각부의 동작파형도.3 is an operational waveform diagram of each part of FIGS. 1 and 2;

Claims (2)

순차적으로 입력신호를 제1클럭신호에 따라 저장하고 제2클럭신호에 따라 출력하는 직렬연결된 하나 이상의 플립플롭부와, 상기 입력신호 및 하나 이상의 플립플롭부의 출력신호를 논리곱하여 데이타를 검출 출력하는 곱셈출력부로 구성함을 특징으로 하는 잡음 신호 제거회로.One or more flip-flop units connected in series for sequentially storing the input signal according to the first clock signal and outputting the second clock signal; Noise signal cancellation circuit characterized in that the output section. 제1항에 있어서, 플립플롭부는, 제1클럭신호에 따라 입력신호를 저장하는 신호 저장부와, 상기 신호 저장부가 저장한 신호를 제2클럭신호에 따라 출력하는 신호출력부로 구성함으로 특징으로 하는 잡음신호 제거회로.The method of claim 1, wherein the flip-flop unit comprises a signal storage unit configured to store an input signal according to a first clock signal, and a signal output unit configured to output a signal stored by the signal storage unit according to a second clock signal. Noise signal cancellation circuit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910005472A 1991-04-04 1991-04-04 Noise signal removing circuit KR940003804B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910005472A KR940003804B1 (en) 1991-04-04 1991-04-04 Noise signal removing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910005472A KR940003804B1 (en) 1991-04-04 1991-04-04 Noise signal removing circuit

Publications (2)

Publication Number Publication Date
KR920020843A true KR920020843A (en) 1992-11-21
KR940003804B1 KR940003804B1 (en) 1994-05-03

Family

ID=19312929

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910005472A KR940003804B1 (en) 1991-04-04 1991-04-04 Noise signal removing circuit

Country Status (1)

Country Link
KR (1) KR940003804B1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100462644B1 (en) * 1998-05-13 2005-04-06 삼성전자주식회사 Noise reduction circuit
KR101971364B1 (en) * 2017-11-12 2019-04-22 강희복 A Sensing Signal Driving Strong-ARM Amplifier
KR101978063B1 (en) * 2017-11-12 2019-05-13 강희복 A Sensing Signal Noise Filter Strong-ARM Amplifier

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100462644B1 (en) * 1998-05-13 2005-04-06 삼성전자주식회사 Noise reduction circuit
KR101971364B1 (en) * 2017-11-12 2019-04-22 강희복 A Sensing Signal Driving Strong-ARM Amplifier
KR101978063B1 (en) * 2017-11-12 2019-05-13 강희복 A Sensing Signal Noise Filter Strong-ARM Amplifier

Also Published As

Publication number Publication date
KR940003804B1 (en) 1994-05-03

Similar Documents

Publication Publication Date Title
KR890009140A (en) Soundless silence judgment circuit
KR920003644A (en) Master Slave Flip-Flop Circuit
KR920020951A (en) Video signal processing device
KR920002393A (en) Automotive Input Interface
KR910002107A (en) Frequency characteristic correction circuit
KR920017115A (en) Semiconductor memory device
KR920020843A (en) Noise signal cancellation circuit
KR850002711A (en) Complex capacitive impedance
KR920007187A (en) Semiconductor memory
KR890012220A (en) Code conversion circuit
KR880002319A (en) Gain control amplifier
KR920000059A (en) Noise reduction device
KR900013722A (en) A / D converter circuit using neural network
KR920003769A (en) Surround control circuit
KR960024804A (en) Clock Generation Circuit and Microcomputer
KR920022764A (en) Telephone device
KR920014205A (en) Specific Date Alarm Circuit
KR890015602A (en) Magnetic recording device
KR920015737A (en) Operation circuit
KR920017374A (en) Analog-to-digital converter
KR830005768A (en) Noise cancellation circuit
KR920000047A (en) Sound data output circuit
KR900013723A (en) All-parallel A / D converter circuit with variable device parameters (W / L) of MOST
KR920015712A (en) Selective pulse generator circuit device
KR900016857A (en) Clear blue circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
AMND Amendment
E601 Decision to refuse application
J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

G160 Decision to publish patent application
B701 Decision to grant
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20070418

Year of fee payment: 14

LAPS Lapse due to unpaid annual fee