KR920015610A - Bonding isolation region formation method - Google Patents

Bonding isolation region formation method Download PDF

Info

Publication number
KR920015610A
KR920015610A KR1019910000708A KR910000708A KR920015610A KR 920015610 A KR920015610 A KR 920015610A KR 1019910000708 A KR1019910000708 A KR 1019910000708A KR 910000708 A KR910000708 A KR 910000708A KR 920015610 A KR920015610 A KR 920015610A
Authority
KR
South Korea
Prior art keywords
isolation region
formation method
region formation
junction isolation
epitaxial layer
Prior art date
Application number
KR1019910000708A
Other languages
Korean (ko)
Other versions
KR0178994B1 (en
Inventor
한석빈
Original Assignee
문정환
금성일렉트론 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 문정환, 금성일렉트론 주식회사 filed Critical 문정환
Priority to KR1019910000708A priority Critical patent/KR0178994B1/en
Publication of KR920015610A publication Critical patent/KR920015610A/en
Application granted granted Critical
Publication of KR0178994B1 publication Critical patent/KR0178994B1/en

Links

Landscapes

  • Element Separation (AREA)
  • Recrystallisation Techniques (AREA)

Abstract

내용 없음No content

Description

접합격리영역 형성방법Bonding isolation region formation method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본발명의 제조공정 단면도.2 is a cross-sectional view of the manufacturing process of the present invention.

Claims (1)

기판위에 원하는 에피택셜층 두께의 절반만큼을 성장시키고 제1접합격리영역의 패턴을 형성한 다음 이 패턴에 따라 오픈된 에피택셜층 표면에 불순물을 확산시켜 제1접합격리영역을 형성하는 단계, 원하는 에피택셜층의 나머지 절반의 두께만큼을 성장시킨후 상기 제1접합격리영역과 동일한 공정을 반복 실시하여 제2접합격리영역을 완성하는 단계가 차례로 포함됨을 특징으로 하는 접합격리영역 형성방법.Growing a half of the desired epitaxial layer thickness on the substrate, forming a pattern of the first junction isolation region, and then diffusing impurities on the open epitaxial layer surface according to the pattern to form a first junction isolation region. And growing the thickness of the other half of the epitaxial layer and repeating the same process as the first junction isolation region, thereby completing the second junction isolation region. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019910000708A 1991-01-17 1991-01-17 Method for forming an isolation region of junction KR0178994B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019910000708A KR0178994B1 (en) 1991-01-17 1991-01-17 Method for forming an isolation region of junction

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910000708A KR0178994B1 (en) 1991-01-17 1991-01-17 Method for forming an isolation region of junction

Publications (2)

Publication Number Publication Date
KR920015610A true KR920015610A (en) 1992-08-27
KR0178994B1 KR0178994B1 (en) 1999-03-20

Family

ID=19309944

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019910000708A KR0178994B1 (en) 1991-01-17 1991-01-17 Method for forming an isolation region of junction

Country Status (1)

Country Link
KR (1) KR0178994B1 (en)

Also Published As

Publication number Publication date
KR0178994B1 (en) 1999-03-20

Similar Documents

Publication Publication Date Title
KR900002316A (en) Manufacturing Method of Semiconductor Device
KR920018851A (en) Formation method of metal plug
KR910008872A (en) Semiconductor device and manufacturing method
KR840007485A (en) Pressure Sensing Semiconductor Device and Manufacturing Method Thereof
KR910019152A (en) Silicon wafer
KR920015610A (en) Bonding isolation region formation method
KR890001168A (en) Method for forming insulating oxide in semiconductor device and semiconductor device manufactured according to the method
KR910010761A (en) Epitaxial Wafers and Manufacturing Method Thereof
KR880013256A (en) Heterojunction Bipolar Transistors and Manufacturing Method Thereof
KR920013824A (en) Laser diode manufacturing method
KR860000704A (en) Manufacturing method of semiconductor device
KR880011907A (en) Method of Forming Wiring Layer in Semiconductor Device
KR970053475A (en) Device Separation Method of Semiconductor Device
KR920017213A (en) Device isolation method of semiconductor device
KR920001677A (en) Separator Manufacturing Method
KR920015483A (en) Manufacturing method of insulating film
KR970023943A (en) Method of forming alignment key pattern of bipolar device
KR910010667A (en) Connection formation method
KR900017143A (en) Bi-SMOS semiconductor device manufacturing method
KR910002002A (en) Manufacturing method of highly integrated bipolar transistor using self alignment
KR850005131A (en) Method for manufacturing mesa transistor by epitaxial growth technology
KR900005615A (en) Bipolar Semiconductor Device Using Bottom Collector and Manufacturing Method Thereof
KR920013661A (en) Triple layer manufacturing method for vertical device separation
KR920018986A (en) CCD manufacturing method and structure
KR900004896A (en) Method for manufacturing the temporary adhesive

Legal Events

Date Code Title Description
A201 Request for examination
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20091028

Year of fee payment: 12

LAPS Lapse due to unpaid annual fee