KR920014302A - R2MFC Receiving Method Using Digital Signal Processor - Google Patents

R2MFC Receiving Method Using Digital Signal Processor Download PDF

Info

Publication number
KR920014302A
KR920014302A KR1019900022838A KR900022838A KR920014302A KR 920014302 A KR920014302 A KR 920014302A KR 1019900022838 A KR1019900022838 A KR 1019900022838A KR 900022838 A KR900022838 A KR 900022838A KR 920014302 A KR920014302 A KR 920014302A
Authority
KR
South Korea
Prior art keywords
frequency
input
r2mfc
signal processor
pcm data
Prior art date
Application number
KR1019900022838A
Other languages
Korean (ko)
Other versions
KR930006543B1 (en
Inventor
김덕환
이형호
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019900022838A priority Critical patent/KR930006543B1/en
Publication of KR920014302A publication Critical patent/KR920014302A/en
Application granted granted Critical
Publication of KR930006543B1 publication Critical patent/KR930006543B1/en

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04QSELECTING
    • H04Q1/00Details of selecting apparatus or arrangements
    • H04Q1/18Electrical details
    • H04Q1/30Signalling arrangements; Manipulation of signalling currents

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Circuits Of Receivers In General (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

내용 없음No content

Description

디지탈 신호처리기를 이용한 R2MFC 수신방법R2MFC Receiving Method Using Digital Signal Processor

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제2도는 본 발명의 R2MFC 신호 수신 기능 구성 블럭도, 제3도는 본 발명을 적용한 디지탈 신호처리기 내의 R2MFC 수신프로그램 흐름도.2 is a block diagram of an R2MFC signal receiving function configuration of the present invention, and FIG. 3 is a flowchart of an R2MFC receiving program in a digital signal processor to which the present invention is applied.

Claims (2)

디지탈 신호처리기(5) 상기 디지틀 신호처리기(5)에 연결된 EP롬(3),(4), 채널 다중화 회로(6), 입출력메모리(2), 모니터(7), 리셋회로(9) 및 국부발진기(8), 상기 입출력 메모리(2) 및 모니터(7)에 연결된 마이크로 콘트롤러(1), 상기 채널 다중화 회로(6) 및 모니터(7)에 연결된 타이밍 제어회로를 구비한 R2MFC 신호수신 장치에 있어서, 상기 디지틀 신호처리기(5) 내에서 다중채널 겸용 수신프로그램이 수행되기 위해 필요한 각종 데이터 내용들을 초기화(20)하는 제1단계, 상기 제1단계 후 PCM 데이타가 입력되었는가를 판별하는 제2단계; 상기 제2단계후 상기 입력된 PCM 데이터 갯수가 133개 인가를 판별(22)하는 제3단계 및 상기 입력된 PCM 데이터 갯수가 133개가 아닐 경우 입력된 PCM 데이터를 메모리 룩업 테이블 방식에 의해 선형 데이터로 변환하고(23), 창함수를 곱하며(25), DFT방식에 의한 전방 주파수 그룹의 각 주파수 성분별 풀 계산으로 전력 스팩트럼을 구한후 (26), 상기 제2단계로 반복 수행하는 제4단계를 구비하고 있는 것을 특징으로 하는 R2MFC 신호 수신방법.Digital signal processor (5) EP ROM (3), (4), channel multiplexing circuit (6), input / output memory (2), monitor (7), reset circuit (9) and local connected to the digital signal processor (5). In an R2MFC signal receiving apparatus having an oscillator 8, a microcontroller 1 connected to the input / output memory 2 and a monitor 7, a timing control circuit connected to the channel multiplexing circuit 6 and a monitor 7 A first step of initializing (20) various data contents required for a multi-channel combined receiving program to be executed in the digital signal processor (5), and a second step of determining whether PCM data has been input after the first step; After the second step, if the number of input PCM data is 133 is determined (22) and the input PCM data is not 133, the input PCM data is converted into linear data by a memory lookup table method. Transform (23), multiply the window function (25), calculate the power spectrum by the full calculation for each frequency component of the forward frequency group by the DFT method (26), and then repeat the second step (4) R2MFC signal receiving method characterized in that it comprises a. 제1항에 있어서, 상기 제3단계에서 상기PCM데이터 갯수가 133개일 경우, DFT 방식에 의한 전방 주파수 그룹의 각 주파수 성분별로 제로 계산으로 주파수별 전력을 구하고 아울러 계산된 전방주파수 성분별 전력을 모두 합한 총 수신전력을 구하며(27), 후방 주파수 그룹에 대해서도 마찬가지 방법으로 DFT방식에 의한 후방주파수 그룹의 각 주파수 성분별 제로 계산으로 주파수별 전력을 구하고 아울러 계산된 후방 주파수 성분별 전력을 모두 합한 총 수신전력을 구한 후(28), 전방 및 후방 주파수 그룹별로 계산된 총 수신전력에 의해 하나의 주파수 그룹을 선택하고(29) 선택된 주파수 그룹에서 전체 수신전력, 신호대잡음비, 주파수별 전력차등 수신규격의 만족 여부를 검사하여 하나의 주파수쌍을 검출하여(30), 검출된 주파수쌍을 신호코드 정보로 변환하고(31), 동일 신호코드로 연속하여 2번 검출 되었는가를 검사하여(32) 검사결과 2번 연속해서 동일한 신호코드 정보가 검출되었으면, 수신규격을 만족시킨 유효 주파수쌍을 갖는 신호코드 정보로 판별해서 디지틀 신호처리기(5) 밖으로 출력하여 입출력 메모리(2)에 보내지만(33) 검사 결과 2번 연속해서 동일한 신호코드 정부가 검출되지 않았으면, 계속해서 R2MFC신호 검출을 위한 관련 초기값을 셋트시키고(34), 상기 제2단계부터 반복 수행하는 단계를 더 포함하고 있는 것을 특징으로 하는 R2MFC신호 수신방법.The method of claim 1, wherein in the third step, when the number of PCM data is 133, the power for each frequency is obtained by zero calculation for each frequency component of the front frequency group by the DFT method. The total received power is calculated (27), and in the same way for the rear frequency group, the power for each frequency is obtained by zero calculation for each frequency component of the rear frequency group by the DFT method. After obtaining the received power (28), one frequency group is selected based on the total received power calculated for each of the front and rear frequency groups (29). Checks the satisfaction and detects one frequency pair (30), converts the detected frequency pair into signal code information (3). 1) If the same signal code information is detected two times in a row as the result of the test (32), if the same signal code information is detected two times in succession, it is determined by the signal code information having an effective frequency pair that satisfies the reception standard. If it outputs out of the signal processor 5 and sends it to the input / output memory 2 (33), but if the result of the inspection has not detected the same signal code twice in a row twice, it continues to set the relevant initial value for detecting the R2MFC signal (34). R2MFC signal receiving method, characterized in that it further comprises the step of performing repeatedly from the second step. ※ 참고사항 : 최초출원내용에 의하여 공개되는 것임.※ Note: This is to be disclosed by the original application.
KR1019900022838A 1990-12-31 1990-12-31 Method of r2mfc receiving in use of digital signal processor KR930006543B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900022838A KR930006543B1 (en) 1990-12-31 1990-12-31 Method of r2mfc receiving in use of digital signal processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900022838A KR930006543B1 (en) 1990-12-31 1990-12-31 Method of r2mfc receiving in use of digital signal processor

Publications (2)

Publication Number Publication Date
KR920014302A true KR920014302A (en) 1992-07-30
KR930006543B1 KR930006543B1 (en) 1993-07-16

Family

ID=19309253

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900022838A KR930006543B1 (en) 1990-12-31 1990-12-31 Method of r2mfc receiving in use of digital signal processor

Country Status (1)

Country Link
KR (1) KR930006543B1 (en)

Also Published As

Publication number Publication date
KR930006543B1 (en) 1993-07-16

Similar Documents

Publication Publication Date Title
KR960028392A (en) NTS Interference Detector
KR950700665A (en) AUXILIARY VIDEO DATA DECODER WITH LARGE PHASE TOLERANCE
KR860007829A (en) Video signal circulating filter control device
KR900001082A (en) Transient Exponential Noise Reduction Device and Method in Sine Wave Signal
KR910000087A (en) QRS detection method and apparatus
KR960016224A (en) Method and apparatus for detecting noise burst in signal processor
KR920014302A (en) R2MFC Receiving Method Using Digital Signal Processor
KR920702126A (en) How to equalize signal by test sequence
KR970055599A (en) Transmission data organization
KR960009668A (en) Automatic high brightness compression circuit
KR860003740A (en) Chromatic Signal Amplitude Control
KR920014304A (en) CCT Receiving Method Using Digital Signal Processor
KR920014305A (en) Multi-channel R2MFC / DTMF / CCT Receiving Method Using Digital Signal Processor
KR960706169A (en) Method and Apparatus for Encoding
JPS5683154A (en) Transmission method for pcm data
KR950027695A (en) Data transmission device and data transmission method
KR910016211A (en) Tone Detection Using Tone Period
KR970056067A (en) Time Slot (TSX) Signal Error Detector in Optical Transmission Devices
JPS55161428A (en) Multiple propagation path distortion
KR950020269A (en) Detector and its method in multi-target environment
KR920014310A (en) Multichannel R2MFC / DTMF Combined Receiving Method Using Digital Signal Processor
JPS5613842A (en) Detector for multiple propagation route distortion
KR940002844A (en) Error correction system
KR960008503A (en) Window signal generator and method
KR970058180A (en) Infrared signal demodulator

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980616

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee