KR920013159A - Interconnection Network Switching Devices - Google Patents

Interconnection Network Switching Devices Download PDF

Info

Publication number
KR920013159A
KR920013159A KR1019900021821A KR900021821A KR920013159A KR 920013159 A KR920013159 A KR 920013159A KR 1019900021821 A KR1019900021821 A KR 1019900021821A KR 900021821 A KR900021821 A KR 900021821A KR 920013159 A KR920013159 A KR 920013159A
Authority
KR
South Korea
Prior art keywords
routing
tag
switching
latch
switching element
Prior art date
Application number
KR1019900021821A
Other languages
Korean (ko)
Other versions
KR930007017B1 (en
Inventor
김상범
이규호
박치항
Original Assignee
경상현
재단법인 한국전자통신연구소
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 경상현, 재단법인 한국전자통신연구소 filed Critical 경상현
Priority to KR1019900021821A priority Critical patent/KR930007017B1/en
Publication of KR920013159A publication Critical patent/KR920013159A/en
Application granted granted Critical
Publication of KR930007017B1 publication Critical patent/KR930007017B1/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

내용 없음No content

Description

인터커넥션 네트워크 스위칭소자Interconnection Network Switching Devices

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 가상 네트워크의 개략적인 구성을 나타낸 개략도, 제2도는 본 발명의 스위칭소자에서 사용되는 플릿의 형태를 나타낸 개략도, 제3도는 본 발명의 스위칭소자의 구성을 나타낸 블럭도.1 is a schematic diagram showing a schematic configuration of a virtual network of the present invention, FIG. 2 is a schematic diagram showing the shape of a fleet used in the switching device of the present invention, and FIG. 3 is a block diagram showing the configuration of the switching device of the present invention.

Claims (3)

인터커넥션 네트워크 스위칭에 있어서, +X,+Y,-X,-Y의 채널로 부터 +X,+Y라우팅 태그, +X,-Y라우팅 태그, -X,+Y라우팅 태그 및 -X,-Y라우팅 태그가 각각 입력뒤에 따라 해당되는 경로를 선택적으로 결정하는 +X,+Y,-X,-Y,-X,+Y 및 -X,-Y의 스위칭 보드(3)∼(6)와, 상기 스위칭 보드(3)∼(6)로 부터의 경로선택 결정에 따라 +X,+Y,-X 및 -Y의 채널을 통해 라우칭 태그를 출력하는 +X,+Y,-X 및 -Y 버스 중재부(7)∼(10)들로 이루어진 스위칭소자들을 메쉬형태로 연결하여 각각에 연결된 프로세싱 엘리먼트들의 메시지를 상호 송ㆍ수신하도록한 인터커낵션 네트워크 스위칭소자.In the interconnection network switching, + X, + Y routing tag, + X, -Y routing tag, -X, + Y routing tag and -X,-from the channels of + X, + Y, -X, -Y. Switching boards (3) to (6) of + X, + Y, -X, -Y, -X, + Y, and -X, -Y, in which the Y routing tag selectively determines the corresponding paths after input, respectively. + X, + Y, -X, and-outputting a routing tag through the channels of + X, + Y, -X, and -Y according to the path selection decision from the switching boards (3) to (6). An interconnection network switching element configured to connect switching elements consisting of Y bus arbitration units (7) to (10) in a mesh form to mutually transmit and receive messages of processing elements connected to each other. 제1항에 있어서, +X,+Y 스위칭 보드는 +X채널을 통한 +X라우팅 태그의 값에 따라 3멀티플렉서(14)∼(16)중 하나로 선택 출력하는 제1라우팅 콘트롤 유니트(11)와, +Y라우팅 태크의 값에 따라 3멀티플렉서(14)∼(16)중 하나로 선택출력 하는 제2라우팅 콘트롤 유니트(12)와, 프로세싱 엘리먼트로 부터의 입력단(PEin)을 통한 메시지를 2멀티플렉서(15),(16)중 하나 또는 다음단의 스위칭 보드의 입력단(PEin)으로 선택출력 하는 제3라우팅 콘트롤 유니트(13)와, 상기 제2및 제3멀티플렉서(15),(16)를 경유한 메시지를 일시 저장하면서 다음단의 스위칭소자로 +X라우팅 태그와 +Y라우팅 태그로 출력하는 출력 콘트롤 유니트(17),(18)들로 구성한 인터커넥션 네트워크 스위칭소자.The switching circuit of claim 1, wherein the + X and + Y switching boards include a first routing control unit 11 for selectively outputting to one of three multiplexers 14 to 16 according to a value of a + X routing tag through a + X channel. , The second routing control unit 12 for selectively outputting to one of the three multiplexers 14 to 16 according to the value of the + Y routing tag, and the message through the input terminal PEin from the processing element. Message via the third routing control unit 13 and the second and third multiplexers 15 and 16 which selectively output to the input terminal PEin of one or the next stages of the switching board. An interconnection network switching element comprising output control units (17) and (18) for temporarily storing and outputting to the next switching element as + X routing tag and + Y routing tag. 제2항에 있어서, 라우팅 콘트롤 유니트는 입력되는 데이타를 제1래치에서 지연시킨 것과 다시 제2래치에서 지연시킨 것중 어느 하나를 선택하는 2:1선택기(20)와, 상기 2:1선택기의 출력에 대해 “-1”의 연산을 수행하는 감산기(23)와, 상기 제1래치(19), 제2래치(21)및 감산기(23)로 부터의 입력중 어느 하나를 출력시키는 3:1선택기(24)와, 상기 제1래치(19)를 경유한 메시지의 +X라우팅 태그가 “0”테일태그가 “1”인가를 검출하는 라우팅, 테일태그 검출기(22)와, 상기 라우팅, 테일태그 검출기(22)로 부터의 출력에 따라 다음단의 스위칭소자와 경로선택의로신호(Select), 데이타 전송준비완료신호(RFD) 및 유효데이타신호(DAV)를 주고 받는 로직 어레이(25)와, 상기 로직 어레이(25)로 부터의 경로선택완료신호(OK)에 따라 전단의 스위칭소자의 데이타 전송준비완료신호(RFD) 및 유효데이타신호(DAN)를 주고 받는 핸드쉐이크 로직(26)들로 구성한 인터커넥션 네트워크 스위칭 소자.3. The routing control unit according to claim 2, wherein the routing control unit comprises a 2: 1 selector 20 for selecting one of delayed data at the first latch and delayed at the second latch, and an output of the 2: 1 selector. A subtractor 23 for performing an operation of "-1", and a 3: 1 selector for outputting any one of inputs from the first latch 19, the second latch 21, and the subtractor 23; (24), a routing and tail tag detector 22 for detecting whether the + X routing tag of the message via the first latch 19 is " 0 " tail tag " 1 ", and the routing and tail tag A logic array 25 for exchanging a next-stage switching element and a path selection path signal Select, a data transmission ready signal RFD, and a valid data signal DAV according to an output from the detector 22; The data transfer ready signal of the switching element of the previous stage according to the path selection completion signal OK from the logic array 25 An interconnection network switching element composed of handshake logic (26) for sending and receiving (RFD) and valid data signal (DAN). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900021821A 1990-12-26 1990-12-26 Swiching device in interconnection network KR930007017B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019900021821A KR930007017B1 (en) 1990-12-26 1990-12-26 Swiching device in interconnection network

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019900021821A KR930007017B1 (en) 1990-12-26 1990-12-26 Swiching device in interconnection network

Publications (2)

Publication Number Publication Date
KR920013159A true KR920013159A (en) 1992-07-28
KR930007017B1 KR930007017B1 (en) 1993-07-26

Family

ID=19308486

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900021821A KR930007017B1 (en) 1990-12-26 1990-12-26 Swiching device in interconnection network

Country Status (1)

Country Link
KR (1) KR930007017B1 (en)

Also Published As

Publication number Publication date
KR930007017B1 (en) 1993-07-26

Similar Documents

Publication Publication Date Title
US4498133A (en) Selector switch for a concurrent network of processors
US3735362A (en) Shift register interconnection system
US4482996A (en) Five port module as a node in an asynchronous speed independent network of concurrent processors
EP0430569B1 (en) Fault tolerant interconnection networks
KR860002762A (en) Self-routing switching system and its switching method
KR910021023A (en) Asynchronous Transfer Mode Switch
US4984237A (en) Multistage network with distributed pipelined control
KR880013068A (en) Binary Tree Multiprocessor
EP0104801B1 (en) Four way arbiter switch for a five port module as a node in an asynchronous speed independent network of concurrent processors
US4488151A (en) Arbiter switch for a concurrent network of processors
EP0787327B1 (en) Data processing system comprising an asynchronously controlled pipeline
US4307378A (en) Four-wire speed independent selector switch for digital communication networks
EP0104796B1 (en) Four way selector switch for a five port module as a node in an asynchronous speed independent network of concurrent processors
US20010044890A1 (en) Data driven type information processing apparatus and method of controlling execution thereof
US6148392A (en) Low power implementation of an asynchronous stock having a constant response time
KR920013159A (en) Interconnection Network Switching Devices
US8201015B2 (en) Control card circuit and method for selecting a synchronization source among a plurality of line card circuits
NL8102743A (en) SWITCHING SYSTEM.
KR970049712A (en) Nonblocking Fault Tolerant Gamma Network for Multiprocessor Systems
JPH0424737B2 (en)
JPS63240667A (en) Parallel data processor
KR930005844B1 (en) Switching device for cascade of multilevel interconnection
JP2754107B2 (en) Data transmission equipment
JP2883750B2 (en) Digital communication network with infinite channel expandability.
KR0124527Y1 (en) Subscriber board of full electronic telephone exchanger

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 19980616

Year of fee payment: 6

LAPS Lapse due to unpaid annual fee